5秒后页面跳转
捷配首页

Datasheet > AD1866RZ-REEL
AD1866RZ-REEL PDF预览

AD1866RZ-REEL

更新时间： 2024-01-08 02:48:39
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 输入元件光电二极管转换器
页数 文件大小 规格书
13页 871K
描述
SERIAL INPUT LOADING, 16-BIT DAC, PDSO16, PLASTIC, SOIC-16

阅读下载

获取价格

AD1866RZ-REEL 技术参数

是否无铅： 含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP, SOP16,.4针数：16
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：1.17
最大模拟输出电压：1 V最小模拟输出电压：-1 V
转换器类型：D/A CONVERTER输入位码：2'S COMPLEMENT BINARY
输入格式：SERIALJESD-30 代码：R-PDSO-G16
JESD-609代码：e3长度：10.3 mm
湿度敏感等级：1位数：16
功能数量：1端子数量：16
最高工作温度：85 °C最低工作温度：-35 °C
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.4封装形状：RECTANGULAR
封装形式：SMALL OUTLINE峰值回流温度（摄氏度）：260
电源：5 V认证状态：Not Qualified
座面最大高度：2.65 mm子类别：Other Converters
最大压摆率：14 mA标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：OTHER端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
宽度：7.6 mmBase Number Matches：1

AD1866RZ-REEL 数据手册

 浏览型号AD1866RZ-REEL的Datasheet PDF文件第4页浏览型号AD1866RZ-REEL的Datasheet PDF文件第5页浏览型号AD1866RZ-REEL的Datasheet PDF文件第6页浏览型号AD1866RZ-REEL的Datasheet PDF文件第8页浏览型号AD1866RZ-REEL的Datasheet PDF文件第9页浏览型号AD1866RZ-REEL的Datasheet PDF文件第10页 
AD1866–Analog Circuit Considerations  
GRO UND ING RECO MMEND ATIO NS  
POWER  
SUPPLY  
T he AD1866 has two ground pins, designated as AGND (Pin  
12) and DGND (Pin 7). T he analog ground, AGND, serves as  
the “high quality” reference ground for analog signals and as a  
return path for the supply current from the analog portion of  
the device. T he system analog common should be located as  
close as possible to Pin 12 to minimize any voltage drop which  
may develop between these two points, although the internal  
circuit is designed to minimize signal dependence of the analog  
return current.  
AD1866  
V
V
V
L
1
2
3
L
16  
15  
14  
13  
12  
11  
10  
9
B
V
LL  
S
L
O
DL  
4.7µF  
T he digital ground, DGND, returns ground current from the  
digital logic portion of the device. T his pin should be connected  
to the digital common node in the system. As shown in Figure  
7, the analog and digital grounds should be joined at one point  
in a system. When these two grounds are connected such as at  
the power supply ground, care should be taken to minimize the  
voltage difference between the DGND and AGND pins in or-  
der to ensure the specified performance.  
+
–
CLK  
DR  
NRL  
4
5
6
7
8
AGND  
NRR  
4.7µF  
+
–
LR  
DGND  
V
R
O
V
V
R
S
B
P O WER SUP P LIES AND D ECO UP LING  
T he AD1866 has three power supply input pins. VS (Pins 9 and  
15) provide the supply voltages which operate the analog por-  
tion of the device including the 16-bit DACs, the voltage refer-  
ences, and the output amplifiers. T he VS supplies are designed  
to operate from a +5 V supply. T hese pins should be decoupled  
to the analog ground using a 0.1 µF capacitor. Good engineer-  
ing practice suggests that the bypass capacitor be placed as  
close as possible to the package pins. T his minimizes the inher-  
ent inductive effects of printed circuit board traces.  
(CAPACITOR VALUES ARE 0.1 µF UNLESS OTHERWISE  
INDICATED)  
Figure 7. Recom m ended Circuit Schem atic  
NO ISE RED UCTIO N CAP ACITO RS  
T he AD1866 has two noise reduction pins, designated as NRL  
(Pin 13) and NRR (Pin 11). In order to meet specifications, it  
is required that external noise reduction capacitors be con-  
nected from these pins to AGND to reduce the output noise  
contributed by the voltage reference circuitry. As shown in Fig-  
ure 7, each of these pins should be bypassed to AGND with a  
4.7 µF or larger capacitor. T he connections between the ca-  
pacitors, package pins and AGND should be as short as pos-  
sible to achieve the lowest noise.  
VL (Pin 1) operates the digital portions of the chip including the  
input shift registers and the input latching circuitry. VL is also  
designed to operate from a +5 V supply. T his pin should be by-  
passed to digital common using a 0.1 µF capacitor, again placed  
as close as possible to the package pins. Figure 7 illustrates the  
correct connection of the digital and analog supply bypass  
capacitors.  
An important feature of the AD1866 audio DAC is its ability to  
operate at diminished power supply voltages. T his feature is  
very important in portable battery operated systems. As the bat-  
teries discharge, the supply voltage drops. Unlike any other au-  
dio DAC, the AD1866 can continue to function at supply  
voltages as low as 3.5 V. Because of its unique design, the  
power requirements of the AD1866 diminish as the battery volt-  
age drops, further extending the operating time of the system.  
USING VBL AND VBR  
T he AD1866 has two bias voltage reference pins, designated as  
VBR (Pin 8) and VBL (Pin 16). Each of these pins supplies a dc  
reference voltage equal to the center of the output voltage swing.  
These bias voltages replace “false ground” networks previously  
required in single supply audio systems. At the same time, they  
allow dc coupled systems, improving audio performance.  
–6–  
REV. 0  
1...45678910...13

下载PDF

与AD1866RZ-REEL相关器件

型号 品牌 描述 获取价格 数据表
AD1868 ADI Single Supply Dual 18-Bit Audio DAC

获取价格
AD1868* ADI Single Supply Dual 18-Bit Audio DAC

获取价格
AD1868N ADI Single Supply Dual 18-Bit Audio DAC

获取价格
AD1868N-J ADI Single Supply Dual 18-Bit Audio DAC

获取价格
AD1868NZ ADI IC DUAL, SERIAL INPUT LOADING, 18-BIT DAC, PDIP16, PLASTIC, DIP-16, Digital to Analog Conv

获取价格
AD1868R ADI Single Supply Dual 18-Bit Audio DAC

获取价格

与AD1866RZ-REEL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证