5秒后页面跳转
A63L83361E-7.5IF PDF预览

A63L83361E-7.5IF

更新时间: 2024-01-13 15:13:22
品牌 Logo 应用领域
联笙电子 - AMICC 时钟静态存储器内存集成电路
页数 文件大小 规格书
16页 201K
描述
Standard SRAM, 256KX36, 7.5ns, CMOS, PQFP100, ROHS COMPLIANT, LQFP-100

A63L83361E-7.5IF 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:LQFP, QFP100,.63X.87Reach Compliance Code:unknown
风险等级:5.84最长访问时间:7.5 ns
其他特性:SEATED HT-CALCULATED最大时钟频率 (fCLK):133 MHz
I/O 类型:COMMONJESD-30 代码:R-PQFP-G100
长度:20 mm内存密度:9437184 bit
内存集成电路类型:STANDARD SRAM内存宽度:36
功能数量:1端子数量:100
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-25 °C组织:256KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.5 mm最大待机电流:0.015 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.3 mA最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

A63L83361E-7.5IF 数据手册

 浏览型号A63L83361E-7.5IF的Datasheet PDF文件第1页浏览型号A63L83361E-7.5IF的Datasheet PDF文件第3页浏览型号A63L83361E-7.5IF的Datasheet PDF文件第4页浏览型号A63L83361E-7.5IF的Datasheet PDF文件第5页浏览型号A63L83361E-7.5IF的Datasheet PDF文件第6页浏览型号A63L83361E-7.5IF的Datasheet PDF文件第7页 
A63L83361  
256K X 36 Bit Synchronous High Speed SRAM with  
Burst Counter and Flow-through Data Output  
Features  
„ Fast access times: 6.5/7.5/8.0 ns(153/133/117 MHz)  
„ Single 3.3V±5% power supply  
„ Synchronous burst function  
„ Individual Byte Write control and Global Write  
„ Three separate chip enables allow wide range of  
options for CE control, address pipelining  
„ Selectable BURST mode  
„ SLEEP mode (ZZ pin) provided  
„ Available in 100-pin LQFP package  
„ Industrial operating temperature range: -25°C to +85°C  
for -I series  
„ All Pb-free (lead-free) product are RoHS compliant  
General Description  
The A63L83361 is a high-speed SRAM containing 9M bits  
of bit synchronous memory, organized as 256K words by  
36 bits.  
The A63L83361 combines advanced synchronous  
peripheral circuitry, 2-bit burst control, input registers,  
output buffer and a 256K X 36 SRAM core to provide a  
wide range of data RAM applications.  
The positive edge triggered single clock input (CLK)  
controls all synchronous inputs passing through the  
registers. Synchronous inputs include all addresses (A0 -  
A17), all data inputs (I/O1 - I/O36 ), active LOW chip  
Burst operations can be initiated with either the address  
status processor ( ADSP ) or address status controller  
( ADSC ) input pin. Subsequent burst sequence burst  
addresses can be internally generated by the A63L83361  
and controlled by the burst advance ( ADV ) pin. Write  
cycles are internally self-timed and synchronous with the  
rising edge of the clock (CLK).  
This feature simplifies the write interface. Individual Byte  
enables allow individual bytes to be written. BW1 controls  
I/O1 - I/O9, BW2 controls I/O10 - I/O18, BW3 controls  
I/O19 - I/O27, and BW4 controls I/O28 - I/O36, all on the  
enable ( CE ), two additional chip enables (CE2, CE2 ),  
burst control inputs ( ADSC , ADSP , ADV ), byte write  
enables ( BWE , BW1, BW2 , BW3 , BW4 ) and Global  
Write ( GW ). Asynchronous inputs include output enable  
condition that BWE is LOW. GW LOW causes all bytes  
to be written.  
( OE ), clock (CLK), BURST mode (MODE) and SLEEP  
mode (ZZ).  
(April, 2007, Version 1.0)  
1
AMIC Technology, Corp.  

与A63L83361E-7.5IF相关器件

型号 品牌 描述 获取价格 数据表
A63L83361E-8 AMICC 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output

获取价格

A63L83361E-8F AMICC 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output

获取价格

A63L8336E AMICC 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

获取价格

A63L8336E-2.6 AMICC 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

获取价格

A63L8336E-2.6F AMICC 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

获取价格

A63L8336E-2.8 AMICC 256K X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output

获取价格