Datasheet > A43L3616AV-75UF

A43L3616AV-75UF

更新时间： 2024-02-26 03:42:02

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
41页	629K
描述
DRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43L3616AV-75UF 数据手册

A43L3616A Series

Function Truth Table for CKE (Table 2)

Current

State

CKE CKE

RAS

Address

Action

Note

CAS

n-1

INVALID

Exit Self Refresh→ABI after tRC

ILLEGAL

Self

Refresh

ILLEGAL

NOP(Maintain Self Refresh)

INVALID

Exit Power Down→ABI

ILLEGAL

Both

Bank

Precharge

Power

ILLEGAL

Down

ILLEGAL

NOP(Maintain Power Down Mode)

Refer to Table 1

Enter Power Down

ILLEGAL

All

Banks

Idle

ILLEGAL

Enter Self Refresh

ILLEGAL

NOP

Refer to Operations in Table 1

Begin Clock Suspend next cycle

Exit Clock Suspend next cycle

Maintain clock Suspend

Any State

Other than

Listed

Above

Abbreviations : ABI = All Banks Idle

Note: 6. After CKE’s low to high transition to exit self refresh mode. And a time of t^RC(min) has to be elapse after CKE’s low to

high transition to issue a new command.

7. CKE low to high transition is asynchronous as if restarts internal clock.

A minimum setup time “tSS + one clock” must be satisfied before any command other than exit.

8. Power-down and self refresh can be entered only from the all banks idle state.

9. Must be a legal command.

PRELIMINARY (November, 2011, Version 0.8)

AMIC Technology, Corp.

1...34 35 363738 39 40 41

中文翻译

下载PDF

与A43L3616AV-75UF相关器件

型号	品牌	获取价格	描述	数据表
A43L3616AV-7AF	AMICC	获取价格	DRAM
A43L3616AV-7F	AMICC	获取价格	DRAM
A43L3616AV-7UF	AMICC	获取价格	DRAM
A43L3616G-75I	AMICC	获取价格	1M X 16 Bit X 4 Banks Synchronous DRAM
A43L3616G-95I	AMICC	获取价格	1M X 16 Bit X 4 Banks Synchronous DRAM
A43L3616V-6	AMICC	获取价格	2M X 16 Bit X 4 Banks Synchronous DRAM
A43L3616V-6F	AMICC	获取价格	Synchronous DRAM, 8MX16, 5ns, CMOS, PDSO54, TSOP2-54
A43L3616V-6V	AMICC	获取价格	2M X 16 Bit X 4 Banks Synchronous DRAM
A43L3616V-6VF	AMICC	获取价格	Synchronous DRAM, 8MX16, 5ns, CMOS, PDSO54, TSOP2-54
A43L3616V-7	AMICC	获取价格	2M X 16 Bit X 4 Banks Synchronous DRAM