5秒后页面跳转
A3940KLWTR PDF预览

A3940KLWTR

更新时间: 2024-02-01 12:06:33
品牌 Logo 应用领域
急速微 - ALLEGRO 控制器
页数 文件大小 规格书
12页 591K
描述
Full Bridge Based MOSFET Driver, 0.8A, PDSO28, SOIC-28

A3940KLWTR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOIC-28
针数:28Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.89高边驱动器:YES
接口集成电路类型:HALF BRIDGE BASED MOSFET DRIVERJESD-30 代码:R-PDSO-G28
JESD-609代码:e0长度:17.9 mm
功能数量:1端子数量:28
最高工作温度:135 °C最低工作温度:-40 °C
标称输出峰值电流:0.8 A封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压:40 V最小供电电压:7 V
表面贴装:YES温度等级:AUTOMOTIVE
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30断开时间:0.215 µs
接通时间:0.215 µs宽度:7.5 mm
Base Number Matches:1

A3940KLWTR 数据手册

 浏览型号A3940KLWTR的Datasheet PDF文件第2页浏览型号A3940KLWTR的Datasheet PDF文件第3页浏览型号A3940KLWTR的Datasheet PDF文件第4页浏览型号A3940KLWTR的Datasheet PDF文件第6页浏览型号A3940KLWTR的Datasheet PDF文件第7页浏览型号A3940KLWTR的Datasheet PDF文件第8页 
3940  
FULL-BRIDGE POWER  
MOSFET CONTROLLER  
ELECTRICAL CHARACTERISTICS: unless otherwise noted at TA = -40°C to +135°C, TJ = -40°C to +150°C,  
VIN VBB = 7 V to 40 V, Cp = 0.47 µF, Cr = 1 µF, CREG5 = 0.1 µF, CREG13 = 10 µF, CBOOT = 0.1 µF, PWM = 22.5 kHz  
square wave.  
Limits  
Characteristics  
Control Logic  
Symbol  
Conditions  
Min  
Typ  
Max  
Units  
Logic Input Voltage  
VIN(1)  
VIN(1)  
VIN(0)  
IIN(1)  
HIGH level input (Logic 1), except RESET.  
HIGH level input (Logic 1) for RESET  
LOW level input (Logic 0)  
VIN = 2.0 V  
2.0  
2.2  
V
V
0.8  
100  
40  
1.0  
V
Logic Input Current  
40  
16  
µA  
µA  
µA  
IIN(0)  
VIN = 0.8 V, except RESET(0)  
VIN = 0.8 V, RESET(0)  
IIN(0)  
Gate Drives, GHx, GLx ( internal SOURCE or upper switch stages)  
Output High Voltage  
VDSL(H)  
IxU  
rSDU(on)  
tr  
GHx: IxU = -10 mA, Vsx = 0  
GLx: IxU = -10 mA, Vlss = 0  
VSDU = 10 V, TJ = 25°C  
VREG13 - 2.2  
VREG13  
VREG13  
V
V
VREG13 - 0.2  
Source Current (pulsed)  
Source ON Resistance  
Source Load Rise Time  
700  
mA  
mA  
VSDU = 10 V, TJ = 135°C  
400  
4.0  
7.0  
IxU = -150 mA, TJ = 25°C  
13  
IxU = -150 mA, TJ = 135°C  
Measure VDSL, 20% to 80%, CL = 3300 pF  
23  
90  
ns  
Gate Drives, GHx, GLx ( internal SINK or lower switch stages)  
Output Low Voltage  
Sink Current (pulsed)  
Sink ON Resistance  
Sink Load Fall Time  
VDSL(L)  
IxL  
rDSL(on)  
tf  
GHx: IxL = 10 mA, Vsx = 0  
GLx: IxL = 10 mA, Vlss = 0  
VDSL = 10 V, TJ = 25°C  
150  
150  
mV  
mV  
mA  
mA  
800  
VDSL = 10 V, TJ = 135°C  
550  
1.8  
3.0  
IxL = +150 mA, TJ = 25°C  
IxL = +150 mA, TJ = 135°C  
Measure VDSL, 80% to 20%, CL = 3300 pF  
6.0  
7.5  
70  
ns  
Gate Drives, GHx, GLx (General)  
Propagation Delay  
tpd  
Logic input to unloaded GHx, GLx  
225  
50  
ns  
ns  
µs  
µs  
µs  
µs  
Output Skew Time  
tsk(o)  
tdead  
Grouped by rising or falling edge  
Dead Time  
LONG = 0, RDEAD = 12.1 k(IDEAD = 167 µA)  
LONG = 0, RDEAD = 499 k(IDEAD = 4 µA)  
LONG = 1, RDEAD = 12.1 k(IDEAD = 167 µA)  
LONG = 1, RDEAD = 499 k(IDEAD = 4 µA)  
0.3  
(Shoot-Through Prevention)  
Between GHx, GLx transitions  
of same phase  
11.0  
8.3  
345  
NOTES: Typical Data is for design information only.  
Negative current is defined as coming out of (sourcing) the specified device terminal.  
For GHX: VSDU = VCX – VGHX, VDSL = VGHX – VSX, VDSL(H) = VCX – VSDU – VSX  
.
For GLX: VSDU = VREG – VGLX, VDSL = VGLX – VLSS, VDSL(H) = VREG – VSDU – VLSS.  
Continued next page …  
www.allegromicro.com  
5

与A3940KLWTR相关器件

型号 品牌 描述 获取价格 数据表
A3940KLWTR-T ALLEGRO Full Bridge Based MOSFET Driver, 0.8A, PDSO28, LEAD FREE, SOIC-28

获取价格

A3940LP ALLEGRO Half Bridge Based MOSFET Driver, 0.8A, PDSO28, TSSOP-28

获取价格

A3940LW ALLEGRO Half Bridge Based MOSFET Driver, 0.8A, PDSO28, SOIC-28

获取价格

A3941 ALLEGRO Automotive Full Bridge MOSFET Driver

获取价格

A3941KLP-T ALLEGRO Automotive Full Bridge MOSFET Driver

获取价格

A3941KLPTR-T ALLEGRO Automotive Full Bridge MOSFET Driver

获取价格