5秒后页面跳转
A29DL322 PDF预览

A29DL322

更新时间: 2022-12-11 20:50:30
品牌 Logo 应用领域
联笙电子 - AMICC 闪存
页数 文件大小 规格书
50页 772K
描述
32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory

A29DL322 数据手册

 浏览型号A29DL322的Datasheet PDF文件第1页浏览型号A29DL322的Datasheet PDF文件第2页浏览型号A29DL322的Datasheet PDF文件第4页浏览型号A29DL322的Datasheet PDF文件第5页浏览型号A29DL322的Datasheet PDF文件第6页浏览型号A29DL322的Datasheet PDF文件第7页 
A29DL32x Series  
GENERAL DESCRIPTION  
A29DL32x Features  
The A29DL32x family consists of 32 megabit, 3.0 volt-only  
flash memory devices, organized as 2,097,152 words of 16  
bits each or 4,194,304 bytes of 8 bits each. Word mode data  
appears on I/O0–I/O15; byte mode data appears on I/O0–I/O7.  
The device is designed to be programmed in-system with the  
standard 3.0 volt VCC supply, and can also be programmed  
in standard EPROM programmers.  
The device offers complete compatibility with the JEDEC  
single-power-supply Flash command set standard.  
Commands are written to the command register using  
standard microprocessor write timings. Reading data out of  
the device is similar to reading from other Flash or EPROM  
devices.  
The device is available with an access time of 70, 80, 90, or  
120 ns. The devices are offered in 48-pin TSOP and 48-ball  
The host system can detect whether a program or erase  
operation is complete by using the device status bits:  
Fine-pitch TFBGA. Standard control pins—chip enable (  
),  
RY/  
pin, I/O7 (  
BY  
Polling) and I/O6/I/O2 (toggle bits).  
Data  
CE  
After a program or erase cycle has been completed, the  
device automatically returns to reading array data.  
The sector erase architecture allows memory sectors to be  
erased and reprogrammed without affecting the data  
contents of other sectors. The device is fully erased when  
shipped from the factory.  
Hardware data protection measures include a low VCC  
detector that automatically inhibits write operations during  
power transitions. The hardware sector protection feature  
disables both program and erase operations in any  
combination of the sectors of memory. This can be achieved  
write enable (  
), and output enable (  
OE  
)—control  
WE  
normal read and write operations, and avoid bus contention  
issues.  
The device requires only a single 3.0 volt power supply for  
both read and write functions. Internally generated and  
regulated voltages are provided for the program and erase  
operations.  
Simultaneous Read/Write Operations with Zero  
Latency  
The Simultaneous Read/Write architecture provides  
in-s y s t e m or via programming equipment.  
simultaneous operation by dividing the memory space into  
The device offers two power-saving features. When  
addresses have been stable for a specified amount of time,  
the device enters the automatic sleep mode. The system  
can also place the device into the standby mode. Power  
consumption is greatly reduced in both modes.  
two banks. The device can improve overall system  
performance by allowing a host system to program or erase  
in one bank, then immediately and simultaneously read from  
the other bank, with zero latency. This releases the system  
from waiting for the completion of program or erase  
operations.  
The A29DL32x devices use multiple bank architectures to  
provide flexibility for different applications. Three devices are  
available with these bank sizes:  
Device  
DL322  
DL323  
DL324  
Bank 1  
4 Mb  
Bank 2  
28 Mb  
24 Mb  
16 Mb  
8 Mb  
16 Mb  
PRELIMINARY (May, 2005, Version 0.0)  
2
AMIC Technology, Corp.  

与A29DL322相关器件

型号 品牌 描述 获取价格 数据表
A29DL322TG-120 AMICC 32 Megabit (4M x 8-Bit/2M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memor

获取价格

A29DL322TG-120F AMICC 暂无描述

获取价格

A29DL322TG-120I AMICC Flash, 2MX16, 120ns, PBGA48

获取价格

A29DL322TG-120IF AMICC Flash, 2MX16, 120ns, PBGA48

获取价格

A29DL322TG-120U AMICC 暂无描述

获取价格

A29DL322TG-120UF AMICC Flash, 2MX16, 120ns, PBGA48

获取价格