5秒后页面跳转
A160CT10VF PDF预览

A160CT10VF

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
超微 - AMD 闪存
页数 文件大小 规格书
52页 1031K
描述
16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

A160CT10VF 数据手册

 浏览型号A160CT10VF的Datasheet PDF文件第1页浏览型号A160CT10VF的Datasheet PDF文件第2页浏览型号A160CT10VF的Datasheet PDF文件第3页浏览型号A160CT10VF的Datasheet PDF文件第5页浏览型号A160CT10VF的Datasheet PDF文件第6页浏览型号A160CT10VF的Datasheet PDF文件第7页 
D A T A S H E E T  
GENERAL DESCRIPTION  
The Am29SL160C is a 16 Mbit, 1.8 V volt-only Flash  
memory organized as 2,097,152 bytes or 1,048,576  
words. The data appears on DQ0–DQ15. The device is  
offered in 48-pin TSOP and 48-ball FBGA packages.  
The word-wide data (x16) appears on DQ15–DQ0; the  
byte-wide (x8) data appears on DQ7–DQ0. This device is  
designed to be programmed and erased in-system with a  
single 1.8 volt VCC supply. No VPP is required for program  
or erase operations. The device can also be programmed  
in standard EPROM programmers.  
During erase, the device automatically times the erase  
pulse widths and verifies proper cell margin.  
The host system can detect whether a program or  
erase operation is complete by observing the RY/BY#  
pin, or by reading the DQ7 (Data# Polling) and DQ6  
(toggle) status bits. After a program or erase cycle  
completes, the device is ready to read array data or  
accept another command.  
The sector erase architecture allows memory sectors  
to be erased and reprogrammed without affecting the  
data contents of other sectors. The device is fully  
erased when shipped from the factory.  
The standard device offers access times of 90, 100,  
120, or 150 ns, allowing microprocessors to operate  
without wait states. To eliminate bus contention the  
device has separate chip enable (CE#), write enable  
(WE#) and output enable (OE#) controls.  
Hardware data protection measures include a low  
V
CC detector that automatically inhibits write operations  
during power transitions. The hardware sector pro-  
tection feature disables both program and erase  
operations in any combination of the sectors of  
memory. This is achieved in-system or via program-  
ming equipment.  
The device requires only a single 1.8 volt power  
supply for both read and write functions. Internally  
generated and regulated voltages are provided for the  
program and erase operations.  
The device is entirely command set compatible with the  
JEDEC single-power-supply Flash standard. Com-  
mands are written to the command register using  
standard microprocessor write timings. Register con-  
tents serve as input to an internal state-machine that  
controls the erase and programming circuitry. Write  
cycles also internally latch addresses and data needed  
for the programming and erase operations. Reading  
data out of the device is similar to reading from other  
Flash or EPROM devices.  
The Erase Suspend feature enables the user to put  
erase on hold for any period of time to read data from,  
or program data to, any sector that is not selected for  
erasure. True background erase can thus be achieved.  
The hardware RESET# pin terminates any operation  
in progress and resets the internal state machine to  
reading array data. The RESET# pin may be tied to the  
system reset circuitry. A system reset would thus also  
reset the device, enabling the system microprocessor to  
read the boot-up firmware from the Flash memory.  
Device programming occurs by executing the program  
command sequence. This initiates the Embedded  
Program algorithm—an internal algorithm that auto-  
matically times the program pulse widths and verifies  
proper cell margin. The Unlock Bypass mode facili-  
tates faster programming times by requiring only two  
write cycles to program data instead of four.  
The device offers two power-saving features. When  
addresses are stable for a specified amount of time, the  
device enters the automatic sleep mode. The system  
can also place the device into the standby mode.  
Power consumption is greatly reduced in both modes.  
AMD’s Flash technology combines years of Flash  
memory manufacturing experience to produce the  
highest levels of quality, reliability and cost effective-  
ness. The device electrically erases all bits within a  
sector simultaneously via Fowler-Nordheim tunneling.  
The data is programmed using hot electron injection.  
Device erasure occurs by executing the erase  
command sequence. This initiates the Embedded  
Erase algorithm—an internal algorithm that automati-  
cally preprograms the array (if it is not already  
programmed) before executing the erase operation.  
2
Am29SL160C  
21635C5 January 23, 2007  

与A160CT10VF相关器件

型号 品牌 描述 获取价格 数据表
A160CT10VI AMD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

获取价格

A160CT12VC AMD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

获取价格

A160CT12VD AMD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

获取价格

A160CT12VF AMD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

获取价格

A160CT12VI AMD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

获取价格

A160CT15VC AMD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 1.8 Volt-only Super Low Voltage Flash Memory

获取价格