5秒后页面跳转
A1280A-2PL176I PDF预览

A1280A-2PL176I

更新时间: 2022-12-21 17:42:08
品牌 Logo 应用领域
ACTEL /
页数 文件大小 规格书
38页 610K
描述
ACT2 Family FPGAs

A1280A-2PL176I 数据手册

 浏览型号A1280A-2PL176I的Datasheet PDF文件第1页浏览型号A1280A-2PL176I的Datasheet PDF文件第3页浏览型号A1280A-2PL176I的Datasheet PDF文件第4页浏览型号A1280A-2PL176I的Datasheet PDF文件第5页浏览型号A1280A-2PL176I的Datasheet PDF文件第6页浏览型号A1280A-2PL176I的Datasheet PDF文件第7页 
ACT2 Family FPGAs  
Description  
The ACT2 family represents Actels second generation of  
field programmable gate arrays (FPGAs). The ACT 2 family  
presents a two-module architecture, consisting of C-modules  
and S-modules. These modules are optimized for both  
combinatorial and sequential designs. Based on Actels  
patented channeled array architecture, the ACT 2 family  
provides significant enhancements to gate density and  
performance while maintaining downward compatibility  
technology. This revolutionary architecture offers gate array  
design flexibility, high performance, and fast  
time-to-production with user programming. The ACT 2  
family is supported by the Designer and Designer Advantage  
Systems, which offers automatic pin assignment, validation  
of electrical and design rules, automatic placement and  
routing, timing analysis, user programming, and diagnostic  
probe capabilities. The systems are supported on the  
following platforms: 386/486PC, Sun, and HP™  
workstations. The systems provide CAE interfaces to the  
following design environments: Cadence, Viewlogic®,  
Mentor Graphics®, and OrCAD.  
with the ACT  
1 design environment and upward  
compatibility with the ACT 3 design environment. The  
devices are implemented in silicon gate, 1.0-µm, two-level  
metal CMOS, and employ Actels PLICE® antifuse  
Ordering Information  
A1280  
A
1
PG  
176  
C
Application (Temperature Range)  
C = Commercial (0 to +70°C)  
I
= Industrial (–40 to +85°C)  
M = Military (–55 to +125°C)  
B = MIL-STD-883  
Package Lead Count  
Package Type  
PL = Plastic J-Leaded Chip Carrier  
PQ = Plastic Quad Flat Pack  
CQ = Ceramic Quad Flat Pack  
PG = Ceramic Pin Grid Array  
TQ = Thin (1.4 mm) Quad Flat Pack  
VQ = Very Thin (1.0 mm) Quad Flat Pack  
Speed Grade  
Blank = Standard Speed  
–1 = Approximately 15% faster than Standard  
–2 = Approximately 25% faster than Standard  
Die Revision  
A = 1.0-µm CMOS process  
Part Number  
A1225 = 2500 Gates  
A1240 = 4000 Gates  
A1280 = 8000 Gates  
2
v4.0  

与A1280A-2PL176I相关器件

型号 品牌 描述 获取价格 数据表
A1280A-2PL176M ACTEL ACT2 Family FPGAs

获取价格

A1280A-2PL176M MICROSEMI ACT 2 Family FPGAs

获取价格

A1280A-2PL84C ETC Field Programmable Gate Array (FPGA)

获取价格

A1280A-2PL84I ETC Field Programmable Gate Array (FPGA)

获取价格

A1280A-2PLG160B MICROSEMI ACT 2 Family FPGAs

获取价格

A1280A-2PLG160C MICROSEMI ACT 2 Family FPGAs

获取价格