5秒后页面跳转
A1020B-1PL44I PDF预览

A1020B-1PL44I

更新时间: 2024-02-26 09:21:57
品牌 Logo 应用领域
ACTEL 时钟可编程逻辑
页数 文件大小 规格书
24页 163K
描述
Field Programmable Gate Array, 547 CLBs, 2000 Gates, 47.7MHz, 547-Cell, CMOS, PQCC44, PLASTIC, MS-007-AB, LCC-44

A1020B-1PL44I 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:LCC包装说明:PLASTIC, LCC-44
针数:44Reach Compliance Code:unknown
风险等级:5.85其他特性:MAX 34 I/OS
最大时钟频率:47.7 MHzCLB-Max的组合延迟:3.8 ns
JESD-30 代码:S-PQCC-J44JESD-609代码:e0
长度:16.5862 mm湿度敏感等级:3
可配置逻辑块数量:547等效关口数量:2000
输入次数:69逻辑单元数量:547
输出次数:69端子数量:44
最高工作温度:85 °C最低工作温度:-40 °C
组织:547 CLBS, 2000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC44,.7SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):225电源:5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:4.572 mm子类别:Field Programmable Gate Arrays
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:16.5862 mm
Base Number Matches:1

A1020B-1PL44I 数据手册

 浏览型号A1020B-1PL44I的Datasheet PDF文件第2页浏览型号A1020B-1PL44I的Datasheet PDF文件第3页浏览型号A1020B-1PL44I的Datasheet PDF文件第4页浏览型号A1020B-1PL44I的Datasheet PDF文件第6页浏览型号A1020B-1PL44I的Datasheet PDF文件第7页浏览型号A1020B-1PL44I的Datasheet PDF文件第8页 
A C T  
1 S e r i e s F P G A s  
P R A  
P r o b e A (O u t p u t )  
P i n D e s c r i p t i o n  
The Probe A pin is used to output data from any user-defined  
design node within the device. This independent diagnostic  
pin is used in conjunction with the Probe B pin to allow  
real-time diagnostic output of any signal path within the  
device. The Probe A pin can be used as a user-defined I/O  
when debugging has been completed. The pins probe  
capabilities can be permanently disabled to protect the  
programmed designs confidentiality. PRA is active when the  
MODE pin is HIGH. This pin functions as an I/O when the  
MODE pin is LOW.  
C LK  
C lo c k (In p u t )  
TTL Clock input for global clock distribution network. The  
Clock input is buffered prior to clocking the logic modules.  
This pin can also be used as an I/O.  
DC LK  
Dia g n o s t ic C lo c k (In p u t )  
TTL Clock input for diagnostic probe and device  
programming. DCLK is active when the MODE pin is HIGH.  
This pin functions as an I/O when the MODE pin is LOW.  
G N D  
G r o u n d  
P R B  
P r o b e B (O u t p u t )  
Input LOW supply voltage.  
The Probe B pin is used to output data from any user-defined  
design node within the device. This independent diagnostic  
pin is used in conjunction with the Probe A pin to allow  
real-time diagnostic output of any signal path within the  
device. The Probe B pin can be used as a user-defined I/O  
when debugging has been completed. The pins probe  
capabilities can be permanently disabled to protect the  
programmed designs confidentiality. PRB is active when the  
MODE pin is HIGH. This pin functions as an I/O when the  
MODE pin is LOW.  
I/O  
In p u t /O u t p u t (In p u t , O u t p u t )  
I/O pin functions as an input, output, three-state, or  
bidirectional buffer. Input and output levels are compatible  
with standard TTL and CMOS specifications. Unused I/O pins  
are automatically driven LOW by the ALS software.  
MO DE  
Mo d e (In p u t )  
The MODE pin controls the use of multifunction pins (DCLK,  
PRA, PRB, SDI). When the MODE pin is HIGH, the special  
functions are active. When the MODE pin is LOW, the pins  
function as I/O. To provide Actionprobe capability, the MODE  
pin should be terminated to GND through a 10K resistor so  
that the MODE pin can be pulled high when required.  
S DI  
S e r ia l Da t a In p u t (In p u t )  
Serial data input for diagnostic probe and device  
programming. SDI is active when the MODE pin is HIGH. This  
pin functions as an I/O when the MODE pin is LOW.  
N C  
N o C o n n e c t io n  
This pin is not connected to circuitry within the device.  
V
S u p p ly Vo lt a g e  
C C  
Input HIGH supply voltage.  
1
R e c o m m e n d e d O p e r a t i n g C o n d i t i o n s  
A b s o l u t e M a x i m u m R a t i n g s  
Free air temperature range  
Parameter  
Commercial Industrial  
Military  
Units  
Symbol Parameter  
Limits  
Units  
Temperature  
Range  
0 to  
+70  
–40 to  
+85  
–55 to  
+125  
1
°C  
2
V
V
DC Supply Voltage  
Input Voltage  
–0.5 to +7.0  
Volts  
CC  
I
PowerSupply  
Tolerance  
–0.5 to V +0.5 Volts  
CC  
±5  
±10  
±10  
%V  
CC  
V
I
Output Voltage  
I/O Sink/Source  
–0.5 to V +0.5 Volts  
CC  
O
Note:  
±20  
mA  
1. Ambient temperature (T ) used for commercial and industrial;  
IO  
A
3
case temperature (T ) used for military.  
Current  
C
T
Storage Temperature  
–65 to +150  
°C  
STG  
Notes:  
1. Stresses beyond those listed under “Absolute Maximum Ratings”  
may cause permanent damage to the device. Exposure to  
absolute maximum rated conditions for extended periods may  
affect device reliability. Device should not be operated outside  
the Recommended Operating Conditions.  
2. V = V , except during device programming.  
PP  
CC  
3. Device inputs are normally high impedance and draw  
extremely low current. However, when input voltage is greater  
than V + 0.5 V or less than GND – 0.5 V, the internal protection  
CC  
diode will be forward biased and can draw excessive current.  
1 -2 8 7  

与A1020B-1PL44I相关器件

型号 品牌 描述 获取价格 数据表
A1020B-1PL44M ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 547-Cell, CMOS, PQCC44, PLASTIC, LCC-

获取价格

A1020B-1PL68C MICROSEMI 暂无描述

获取价格

A1020B-1PL68C ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 53MHz, 547-Cell, CMOS, PQCC68, PLASTI

获取价格

A1020B-1PL68I MICROSEMI Field Programmable Gate Array, 547 CLBs, 2000 Gates, 47.7MHz, 547-Cell, CMOS, PQCC68, PLAS

获取价格

A1020B-1PL68M ACTEL Field Programmable Gate Array, 547 CLBs, 2000 Gates, 547-Cell, CMOS, PQCC68, PLASTIC, LCC-

获取价格

A1020B-1PL84B ACTEL ACT 1 Series FPGAs

获取价格