W942508CH
8M × 4 BANKS × 8 BIT DDR SDRAM
Table of Contents-
1.
2.
3.
4.
5.
6.
7.
GENERAL DESCRIPTION .................................................................................................. 3
FEATURES.......................................................................................................................... 3
KEY PARAMETERS ............................................................................................................ 4
PIN CONFIGURATION........................................................................................................ 5
PIN DESCRIPTION.............................................................................................................. 6
BLOCK DIAGRAM ............................................................................................................... 7
ELECTRICAL CHARACTERISTICS.................................................................................... 8
Absolute Maximum Ratings ................................................................................................. 8
Recommended DC Operating Conditions............................................................................ 8
Capacitance ......................................................................................................................... 9
Leakage and Output Buffer Characteristics ......................................................................... 9
DC Characteristics .............................................................................................................10
AC Characteristics and Operating Condition ..................................................................... 11
AC Test Conditions ............................................................................................................ 13
Operation Mode .................................................................................................................15
Simplified Truth Table ........................................................................................................ 15
Function Truth Table.......................................................................................................... 16
Function Truth Table for CKE ............................................................................................ 19
Simplified State Diagram.................................................................................................... 20
FUNCTIONAL DESCRIPTION........................................................................................... 21
Power Up Sequence .......................................................................................................... 21
Command Function............................................................................................................ 21
Read Operation.................................................................................................................. 24
Write Operation.................................................................................................................. 24
Precharge........................................................................................................................... 24
Burst Termination............................................................................................................... 25
Refresh Operation.............................................................................................................. 25
Power Down Mode............................................................................................................. 25
Mode Register Operation................................................................................................... 25
7.1
7.2
7.3
7.4
7.5
7.6
7.7
8.
8.1
8.2
8.3
8.4
9.
9.1
9.2
9.3
9.4
9.5
9.6
9.7
9.8
9.9
10.
TIMING WAVEFORMS............................................................................................................. 29
10.1
10.2
10.3
10.4
10.5
Command Input Timing...................................................................................................... 29
Timing of the CLK Signals.................................................................................................. 29
Read Timing (Burst Length = 4)......................................................................................... 30
Write Timing (Burst Length = 4)......................................................................................... 31
DM, DATA MASK (W942508CH/W942504CH) ................................................................. 32
Publication Release Date: May 21, 2003
- 1 -
Revision A3