5秒后页面跳转
9FG430AFILFT PDF预览

9FG430AFILFT

更新时间: 2024-02-29 14:28:02
品牌 Logo 应用领域
艾迪悌 - IDT 晶体时钟发生器微控制器和处理器外围集成电路光电二极管PC
页数 文件大小 规格书
18页 209K
描述
Four Output Differential Frequency Generator for PCIe Gen3 and QPI

9FG430AFILFT 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP28,.25针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.21
Samacsys Confidence:4Samacsys Status:Released
2D Presentation:https://componentsearchengine.com/2D/0T/11129671.2.1.pngSchematic Symbol:https://componentsearchengine.com/symbol.php?partID=11129671
PCB Footprint:https://componentsearchengine.com/footprint.php?partID=111296713D View:https://componentsearchengine.com/viewer/3D.php?partID=11129671
Samacsys PartID:11129671Samacsys Image:https://componentsearchengine.com/Images/9/9FG430AGLFT.jpg
Samacsys Thumbnail Image:https://componentsearchengine.com/Thumbnails/2/9FG430AGLFT.jpgSamacsys Pin Count:28
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Small Outline Packages
Samacsys Footprint Name:PGG28Samacsys Released Date:2020-02-03 13:41:20
Is Samacsys:NJESD-30 代码:R-PDSO-G28
JESD-609代码:e3长度:9.7 mm
湿度敏感等级:1端子数量:28
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:400 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP28,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
主时钟/晶体标称频率:25 MHz认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Clock Generators
最大压摆率:120 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

9FG430AFILFT 数据手册

 浏览型号9FG430AFILFT的Datasheet PDF文件第1页浏览型号9FG430AFILFT的Datasheet PDF文件第2页浏览型号9FG430AFILFT的Datasheet PDF文件第3页浏览型号9FG430AFILFT的Datasheet PDF文件第5页浏览型号9FG430AFILFT的Datasheet PDF文件第6页浏览型号9FG430AFILFT的Datasheet PDF文件第7页 
9FG430  
Four Output Differential Frequency Generator for PCIe Gen3 and QPI  
Electrical Characteristics - Absolute Maximum Ratings  
PARAMETER  
SYMBOL  
CONDITIONS  
UNITS NOTES  
MIN  
TYP  
MAX  
4.6  
3.3V Core Supply Voltage  
3.3V Logic Supply Voltage  
Input Low Voltage  
VDDA  
VDD  
VIL  
V
V
V
1,2  
1,2  
1
4.6  
GND-0.5  
Input High Voltage  
Input High Voltage  
VIH  
Except for SMBus interface  
SMBus clock and data pins  
VDD+0.5V  
5.5V  
V
V
1
1
VIHSMB  
°C  
°C  
V
1
1
1
Storage Temperature  
Junction Temperature  
Input ESD protection  
Ts  
Tj  
-65  
150  
125  
ESD prot  
Human Body Model  
2000  
1Guaranteed by design and characterization, not 100% tested in production.  
2 Operation under these conditions is neither implied nor guaranteed.  
Electrical Characteristics - Input/Supply/Common Parameters  
TA = TCOM or TIND; Supply Voltage VDD = 3.3 V +/-5%; See Test Loads s for loading conditions.  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS NOTES  
TCOM  
TIND  
Commmercial range  
0
70  
85  
°C  
°C  
1
1
Ambient Operating  
Temperature  
Industrial range  
-40  
Single-ended inputs, except SMBus, low  
threshold and tri-level inputs  
Input High Voltage  
Input Low Voltage  
VIH  
2
VDD + 0.3  
V
1
Single-ended inputs, except SMBus, low  
threshold and tri-level inputs  
VIL  
IIN  
GND - 0.3  
-5  
0.8  
5
V
1
1
Single-ended inputs, VIN = GND, VIN = VDD  
uA  
Single-ended inputs  
Input Current  
VIN = 0 V; Inputs with internal pull-up resistors  
VIN = VDD; Inputs with internal pull-down resistors  
IINP  
-200  
200  
uA  
1
SEL14M_25M# = 0  
SEL14M_25M# = 1  
25  
MHz  
MHz  
nH  
1
1
1
Input Frequency  
Pin Inductance  
Fin  
14.31818  
Lpin  
CIN  
7
5
6
Logic Inputs, except DIF_IN  
Crystal inputs  
1.5  
pF  
pF  
1
CINXTAL  
1,4  
Capacitance  
COUT  
Output pin capacitance  
6
pF  
1
From VDD Power-Up and after input clock  
Clk Stabilization  
TSTAB  
1.8  
ms  
1,2  
stabilization or de-assertion of PD# to 1st clock  
Input SS Modulation  
Frequency  
Allowable Frequency  
fMODIN  
30  
1
33  
kHz  
1
(Triangular Modulation)  
DIF start after OE# assertion  
DIF stop after OE# deassertion  
DIF output enable after  
OE# Latency  
Tdrive_PD#  
tLATOE#  
tDRVPD  
3
cycles  
us  
1,3  
1,3  
300  
PD# de-assertion  
Tfall  
tF  
Fall time of control inputs  
5
5
ns  
ns  
V
1,2  
1,2  
1
Trise  
tR  
Rise time of control inputs  
SMBus Input Low Voltage  
SMBus Input High Voltage  
VILSMB  
VIHSMB  
0.8  
2.1  
VDDSMB  
0.4  
V
1
SMBus Output Low Voltage VOLSMB  
@ IPULLUP  
@ VOL  
V
1
SMBus Sink Current  
Nominal Bus Voltage  
SCLK/SDATA Rise Time  
IPULLUP  
VDDSMB  
tRSMB  
4
mA  
V
1
3V to 5V +/- 10%  
2.7  
5.5  
1000  
300  
1
(Max VIL - 0.15) to (Min VIH + 0.15)  
(Min VIH + 0.15) to (Max VIL - 0.15)  
ns  
ns  
1
SCLK/SDATA Fall Time  
SMBus Operating  
Frequency  
tFSMB  
1
fMAXSMB  
Maximum SMBus operating frequency  
100  
kHz  
1,5  
1Guaranteed by design and characterization, not 100% tested in production.  
2Control input must be monotonic from 20% to 80% of input swing.  
3Time from deassertion until outputs are >200 mV  
4DIF_IN input  
5The differential input clock must be running for the SMBus to be active  
IDT® Four Output Differential Frequency Generator for PCIe Gen3 and QPI  
1681C—08/26/10  
4

与9FG430AFILFT相关器件

型号 品牌 描述 获取价格 数据表
9FG430AFLF IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI

获取价格

9FG430AFLFT IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI

获取价格

9FG430AGILF IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI

获取价格

9FG430AGILFT IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI

获取价格

9FG430AGLF IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI

获取价格

9FG430AGLFT IDT Four Output Differential Frequency Generator for PCIe Gen3 and QPI

获取价格