ICS9FG107
Programmable FTG for Differential P4TM CPU, PCI-Express & SATA Clocks
I2C Table: Device Control Register, READ/WRITE ADDRESS (DC/DD)
Byte 0
Pin #
Name
Control Function
Type
RW
RW
RW
RW
0
1
PWD
Pin 27
Pin 5
Pin 44
Pin 7
FS31
27
5
44
7
Bit 7
Bit 6
Bit 5
Bit 4
FS21
FS11
See Frequency
Selection Table, Page 1
FS01
Spread Enable1
26
RW
Off
Hardware
Select
Driven
Down
On
Software
Select
Hi-Z
Pin 26
Bit 3
Enable Software Control of Frequency,
Spread Enable and Spread Type
DIF_STOP# drive mode
-
RW
0
Bit 2
RW
RW
0
Bit 1
Bit 0
Notes:
DWNSPRD#1
45
Center
Pin 45
1. These bits reflect the latched state of the corresponding pins at power up, but may be written to
if Byte 0, bit 2 is set to '1'. FS3 is the SEL14M_25M# pin.
I2C Table: Output Enable Register
Byte 1
Pin #
Name
PCICLK0
DIF_6
DIF_5
DIF_4
DIF_3
DIF_2
DIF_1
DIF_0
Control Function
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Output Enable
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
PWD
8
Stop Low
Disable
Disable
Disable
Disable
Disable
Disable
Disable
Enable
Enable
Enable
Enable
Enable
Enable
Enable
Enable
1
1
1
1
1
1
1
1
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
12,13
17,18
20,21
30,29
33,32
39,38
42,41
I2C Table: Output Stop Mode Register
Byte 2
Pin #
Name
PCICLK1
DIF_6
DIF_5
DIF_4
DIF_3
DIF_2
DIF_1
DIF_0
Control Function
Output Enable
Stop Mode
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
1
PWD
9
Stop Low
Free-run
Free-run
Free-run
Free-run
Free-run
Free-run
Free-run
Enable
1
0
0
0
0
0
0
0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
12,13
17,18
20,21
30,29
33,32
39,38
42,41
Stop-able
Stop-able
Stop-able
Stop-able
Stop-able
Stop-able
Stop-able
Stop Mode
Stop Mode
Stop Mode
Stop Mode
Stop Mode
Stop Mode
IDTTM/ICSTM Programmable FTG for Differential P4TM CPU, PCI-Express & SATA Clocks
ICS9FG107
REV F 08/21/07
6