5秒后页面跳转
813253AG PDF预览

813253AG

更新时间: 2024-02-19 01:14:16
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
22页 710K
描述
Clock Generator, 340MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, TSSOP-24

813253AG 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP,针数:24
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.92
JESD-30 代码:R-PDSO-G24JESD-609代码:e3
长度:7.8 mm端子数量:24
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:340 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
主时钟/晶体标称频率:125 MHz认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:20
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

813253AG 数据手册

 浏览型号813253AG的Datasheet PDF文件第2页浏览型号813253AG的Datasheet PDF文件第3页浏览型号813253AG的Datasheet PDF文件第4页浏览型号813253AG的Datasheet PDF文件第5页浏览型号813253AG的Datasheet PDF文件第6页浏览型号813253AG的Datasheet PDF文件第7页 
PRELIMINARY  
FEMTOCLOCK™ JITTER ATTENUATOR &  
FREQUENCY TRANSLATOR W/LVPECL OUTPUTS  
ICS813253  
GENERAL DESCRIPTION  
FEATURES  
Three differential LVPECL outputs  
The ICS813253 is a member of the HiperClockS™  
ICS  
family of high performance clock solutions from  
IDT. The ICS813253 is a PLL based synchronous  
clock generator that is optimized for Gigabit  
Ethernet and PCI-Express clock jitter attenuation  
One differential input supports the following input types:  
LVPECL, LVDS, LVHSTL, SSTL, HCSL  
HiPerClockS™  
Accepts input frequencies from 19.6MHz to 136MHz, includ-  
ing: 25MHz, 62.5MHz, 100MHz and 125MHz input clocks  
and frequency translation. The device contains two internal  
frequency multiplication stages that are cascaded in series.The  
first stage is a VCXO PLL that is optimized to provide  
reference clock jitter attenuation. The second stage is a  
FemtoClock frequency multiplier that provides the low  
jitter, high frequency Gigabit Ethernet or PCI-Express  
output clock.  
Attenuates the phase jitter of the input clock by using a low-  
cost pullable funamental mode VCXO crystal  
Outputs common Gigabit Ethernet or PCI-Express clock rates  
VCXO PLL bandwidth can be optimized for jitter attenuation  
and reference tracking using external loop filter connection  
Absolute pull range: 110ppm  
FemtoClock frequency multiplier provides low jitter,  
Predivider and output divider multiplication ratios are selected  
using device selection control pins. The multiplication ratios are  
optimized to support most common clock rates used in Gigabit  
Ethernet and PCI-Express applications. The VCXO requires  
the use of an external, inexpensive pullable crystal. The VCXO  
uses external passive loop filter components which allows  
configuration of the PLL loop bandwidth and damping  
characteristics.  
high frequency output  
FemtoClock range: 490MHz - 680MHz  
RMS phase jitter @ 156.25MHz, using a 25MHz crystal  
(1.875MHz - 20MHz): 0.37ps (typical)  
Full 3.3Vsupply, or 3.3V Core/2.5V output supply  
0°C to 70°C ambient operating temperature  
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
OE  
LF  
VCCA  
VCC  
VCCO  
nQ0  
Q0  
PSEL0  
VEE  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
PIN ASSIGNMENT  
VCCO  
nQ2  
Q2  
nQ1  
Q1  
ICS813253  
24-Lead TSSOP  
4.40mm x 7.8mm x 0.92mm  
package body  
FSEL0  
VEE  
G Package  
Top View  
PSEL1  
9
16  
15  
14  
13  
FSEL1  
nBypass  
CLK  
XTAL_OUT  
XTAL_IN  
VEE  
10  
11  
12  
nCLK  
BLOCK DIAGRAM  
External  
Loop Filter Input  
Q0  
Pullup  
nBypass  
nQ0  
Q1  
0
Output  
Divider  
2, 4, 5, 25  
Pulldown  
CLK  
FemtoClock  
Frequency  
Multiplier x25  
Pre-Divider  
1, 2.5,  
Phase  
Detector  
VCXO  
1
Pullup/Pulldown  
nCLK  
4, 5  
nQ1  
Q2  
Pullup  
PSEL0  
Pullup  
Pullup  
VCXO Jitter Attenuation PLL  
PSEL1  
FSEL0  
nQ2  
Pullup  
Pullup  
FSEL1  
OE  
IDT/ ICSJITTER ATTENUATOR/FREQUENCY TRANSLATOR  
1
ICS813253AG REV. A JANUARY 5, 2007  

与813253AG相关器件

型号 品牌 描述 获取价格 数据表
813253AGLF IDT Clock Generator, 340MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, TSSOP-24

获取价格

813253AGT IDT Clock Generator, 340MHz, PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, TSSOP-24

获取价格

813253BGLF IDT TSSOP-24, Tube

获取价格

8132-AB3-D-B UTC POWER RESET IC

获取价格

8132-AB3-D-K UTC POWER RESET IC

获取价格

8132-AB3-D-R UTC POWER RESET IC

获取价格