PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M
PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M
STANDARD HIGH-SPEED PAL CIRCUITS
SRPS016 – D2705, FEBRUARY 1984 – REVISED MARCH 1992
PARAMETER MEASUREMENT INFORMATION
5 V
S1
R1
From Output
Under Test
Test
Point
C
R2
L
(see Note A)
LOAD CIRCUIT FOR
3-STATE OUTPUTS
3 V
0
3 V
0
Timing
Input
High-Level
1.5 V
1.5 V 1.5 V
Pulse
t
t
w
h
t
su
3 V
0
Data
Input
3 V
0
1.5 V
1.5 V
Low-Level
Pulse
1.5 V 1.5 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
3 V
3 V
0
Output
Control
(low-level
enabling)
1.5 V
1.5 V
Input
1.5 V
1.5 V
t
0
pd
t
pd
pd
t
en
V
OH
t
dis
In-Phase
Output
1.5 V
1.5 V
1.5 V
≈ 3.3 V
OL
V
OL
Waveform 1
S1 Closed
(see Note B)
1.5 V
V
+ 0.5 V
t
pd
t
V
OL
V
OH
OL
t
Out-of-Phase
Output
(see Note D)
dis
1.5 V
t
en
V
V
V
≈ 0 V
OH
Waveform 2
S1 Open
(see Note B)
1.5 V
– 0.5 V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
OH
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. C includes probe and jig capacitance and is 50 pF for t and t , 5 pF for t
pd en dis
.
L
B. Waveform1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2
is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses have the following characteristics: PRR ≤ 10 MHz, t and t ≤ 2 ns, duty cycle = 50%
r
f
D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
E. Equivalent loads may be used for testing.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
12
SRPS016