80C32/80C52
Pin Description
Memory that use 16 bit addresses (MOVX @DPTR). In
this application, it uses strong internal pullups when
emitting 1’s. During accesses to external Data Memory
that use 8 bit addresses (MOVX @Ri), Port 2 emits the
contents of the P2 Special Function Register.
VSS
Circuit ground potential.
VCC
It also receives the high-order address bits and control
signals during program verification in the 80C52. Port 2
can sink/source three LS TTL inputs. It can drive CMOS
inputs without external pullups.
Supply voltage during normal, Idle, and Power Down
operation.
Port 0
Port 3
Port 0 is an 8 bit open drain bi-directional I/O port. Port 0
pins that have 1’s written to them float, and in that state
can be used as high-impedance inputs.
Port 3 is an 8 bit bi-directional I/O port with internal
pullups. Port 3 pins that have 1’s written to them are
pulled high by the internal pullups, and in that state can
be used as inputs. As inputs, Port 3 pins that are externally
being pulled low will source current (ILL, on the data
sheet) because of the pullups. It also serves the functions
of various special features of the TEMIC 51 Family, as
listed below.
Port 0 is also the multiplexed low-order address and data
bus during accesses to external Program and Data
Memory. In this application it uses strong internal pullups
when emitting 1’s. Port 0 also outputs the code bytes
during program verification in the 80C52. External
pullups are required during program verification. Port 0
can sink eight LS TTL inputs.
Port Pin
Alternate Function
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
RXD (serial input port)
TXD (serial output port)
INT0 (external interrupt 0)
INT1 (external interrupt 1)
TD (Timer 0 external input)
T1 (Timer 1 external input)
WR (external Data Memory write strobe)
RD (external Data Memory read strobe)
Port 1
Port 1 is an 8 bit bi-directional I/O port with internal
pullups. Port 1 pins that have 1’s written to them are
pulled high by the internal pullups, and in that state can
be used as inputs. As inputs, Port 1 pins that are externally
being pulled low will source current (IIL, on the data
sheet) because of the internal pullups.
Port 3 can sink/source three LS TTL inputs. It can drive
CMOS inputs without external pullups.
Port 1 also receives the low-order address byte during
program verification. In the 80C52, Port 1 can sink/
source three LS TTL inputs. It can drive CMOS inputs
without external pullups.
RST
A high level on this for two machine cycles while the
oscillator is running resets the device. An internal
2 inputs of PORT 1 are also used for timer/counter 2 :
P1.0 [T2] : External clock input for timer/counter 2. P1.1 pull-down resistor permits Power-On reset using only a
[T2EX] : A trigger input for timer/counter 2, to be capacitor connected to V . As soon as the Reset is
CC
reloaded or captured causing the timer/counter 2 applied (Vin), PORT 1, 2 and 3 are tied to one. This
interrupt.
operation is achieved asynchronously even if the
oscillator does not start-up.
Port 2
ALE
Port 2 is an 8 bit bi-directional I/O port with internal
pullups. Port 2 pins that have 1’s written to them are Address Latch Enable output for latching the low byte of
pulled high by the internal pullups, and in that state can the address during accesses to external memory. ALE is
be used as inputs. As inputs, Port 2 pins that are externally activated as though for this purpose at a constant rate of
being pulled low will source current (ILL, on the data 1/6 the oscillator frequency except during an external
sheet) because of the internal pullups. Port 2 emits the data memory access at which time one ALE pulse is
high-order address byte during fetches from external skipped. ALE can sink/source 8 LS TTL inputs. It can
Program Memory and during accesses to external Data drive CMOS inputs without an external pullup.
4
MATRA MHS
Rev. G (14 Jan. 97)
5秒后页面跳转
MAX6675资料手册参数详解、引脚配置说明
LM258引脚图及功能介绍、主要参数分析
CD4052资料手册参数详解、引脚配置说明
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
