Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> 78P2351R

78P2351R

更新时间： 2024-01-13 20:49:21

品牌	Logo	应用领域
TERIDIAN		转换器
页数	文件大小	规格书
31页	573K
描述
Serial 155M NRZ to CMI Converter

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

78P2351R 技术参数

是否Rohs认证：	符合	生命周期：	Not Recommended
包装说明：	QCCN, LCC56,.27SQ,16	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	Factory Lead Time：	7 weeks
风险等级：	5.58	模拟集成电路 - 其他类型：	ANALOG CIRCUIT
JESD-30 代码：	S-PQCC-N56	端子数量：	56
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCN
封装等效代码：	LCC56,.27SQ,16	封装形状：	SQUARE
封装形式：	CHIP CARRIER	电源：	3.3 V
认证状态：	Not Qualified	子类别：	Other Analog ICs
最大供电电流 (Isup)：	180 mA	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子形式：	NO LEAD	端子节距：	0.4 mm
端子位置：	QUAD	Base Number Matches：	1

78P2351R 数据手册

78P2351R

Serial 155M

NRZ to CMI Converter

Synchronous Mode

TRANSMITTER OPERATION

When the NRZ transmit data is source synchronous

with the reference clock applied at CKREFP/N as

shown in Figure 2, the 78P2351R can be optionally

used in synchronous mode or re-timing mode. In

this mode, the 78P2351R will recover the clock from

the NRZ data input and re-time the data in an

integrated +/- 4-bit FIFO.

The transmitter section generates an adjustable

ITU-T G.703 compliant analog signal for

transmission through a wideband transformer onto

75Ω coaxial cable. Differential NRZ data is input to

the 78P2351R on the SIDP/N pins at LVPECL levels

and passed to a low jitter clock and data recovery

circuit.

An optional clock decoupling FIFO is

System Reference Clock

provided to decouple the on chip and off chip clocks.

The NRZ data is encoded using CMI line coding to

ensure an adequate number of transitions.

CKREFP/N

NRZ

CMI

Coax

CMIP/N

RXP/N

XFMR

SIDP/N

Framer/

Mapper

TDK

Each of the transmit timing modes can be configured

in HW mode or SW mode as shown in the table

below.

78P2351R

SODP/N

HW Control

CKMODE

SW Control

SMOD[1:0]

Tx Mode

Figure 2: Synchronous

Since the reference clock and transmit clock/data go

through different delay paths, it is inevitable that the

phase relationship between the two clocks can vary

in a bounded manner due to the fact that the

absolute delays in the two paths can vary over time.

The transmit FIFO allows long-term clock phase drift

between the Tx clock and system reference clock,

not exceeding +/- 25.6ns, to be handled without

transmit error. If the clock wander exceeds the

specified limits, the FIFO will over or under flow, and

the FERR register signal will be asserted. This

signal can be used to trigger an interrupt. This

interrupt event is automatically cleared when a FIFO

Reset (FRST) pulse is applied, and the FIFO is re-

centered.

Reserved

Low

0 0

1 0

Synchronous

Floating

(FIFO enabled)

Plesiochronous

Loop-timing

High

n/a

0 1

1 1

Plesiochronous Mode

Plesiochronous mode represents

common

condition where a synchronous reference clock is

not available. In this mode, the 78P2351R will

recover the transmit clock from the plesiochronous

data and bypass the internal FIFO and re-timing

block. This mode is commonly used for mezzanine

cards, modules, and any application where the

reference clock can’t always be synchronous to the

transmit source clock/data

Notes:

1) External remote loopbacks (i.e. loopback

within framer) are not possible in

synchronous operation (FIFO enabled)

unless the data is re-justified to be

synchronous to the system reference clock

or the 78P2351R is configured for loop-

timing operation.

2) During IC power-up or transmit power-up,

the clocks going to the FIFO may not be

stable and cause the FIFO to overflow or

underflow. As such, the FIFO should be

manually reset using FRST anytime the

transmitter is powered-up.

System

Clock

CKREFP

NRZ

CMI

Coax

CMIP/N

RXP/N

XFMR

SIDP/N

Framer/

Mapper

TDK

78P2351R

SODP/N

Figure 1: Plesiochronous Mode

Clock Synthesizer

The transmit clock synthesizer is a low-jitter PLL that

generates a 311.04 MHz clock for the CMI encoder.

A synthesized 155.52 MHz reference clock is also

used in both the receive and transmit sides for clock

and data recovery.

Page: 5 of 31

2006 Teridian Semiconductor Corporation

Rev. 2.1

1 2 3 456 7 8...31

下载PDF

与78P2351R相关器件

型号	品牌	描述	获取价格	数据表
78P2351R-IM	TERIDIAN	Serial 155M NRZ to CMI Converter	获取价格
78P2351R-IM/A04	TERIDIAN	Telecom IC,	获取价格
78P2351R-IM/A04R	TERIDIAN	Telecom IC,	获取价格
78P2351R-IM/F	TERIDIAN	Serial 155M NRZ to CMI Converter	获取价格
78P2351R-IMR	TERIDIAN	Serial 155M NRZ to CMI Converter	获取价格
78P2351R-IMR/F	MAXIM	Analog Circuit, PQCC56,	获取价格

与78P2351R相关文章

STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
2024-05-11

8
PCF8591数据手册解读：参数、引脚说明
2024-05-11

13
一文带你了解ss8050参数、引脚配置、应用指南
2024-05-11

6
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
2024-05-10

9

产品中心

服务支持

精选活动

关于我们

帮助中心

78P2351R

78P2351R 技术参数

78P2351R 数据手册

与78P2351R相关器件

与78P2351R相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

78P2351R

78P2351R 技术参数

78P2351R 数据手册

与78P2351R相关器件

与78P2351R相关文章

您还可以找

您在本页遇到什么问题？