5秒后页面跳转
78P2344-IELR/F/A07 PDF预览

78P2344-IELR/F/A07

更新时间: 2024-01-30 12:47:24
品牌 Logo 应用领域
TERIDIAN PC电信电信集成电路
页数 文件大小 规格书
37页 352K
描述
PCM Transceiver, 1-Func, PQFP100, LEAD FREE, LQFP-100

78P2344-IELR/F/A07 技术参数

生命周期:Obsolete包装说明:LEAD FREE, LQFP-100
Reach Compliance Code:unknown风险等级:5.57
JESD-30 代码:S-PQFP-G100长度:14 mm
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:HLFQFP
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, LOW PROFILE, FINE PITCH
认证状态:Not Qualified座面最大高度:1.6 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:PCM TRANSCEIVER温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:14 mm
Base Number Matches:1

78P2344-IELR/F/A07 数据手册

 浏览型号78P2344-IELR/F/A07的Datasheet PDF文件第4页浏览型号78P2344-IELR/F/A07的Datasheet PDF文件第5页浏览型号78P2344-IELR/F/A07的Datasheet PDF文件第6页浏览型号78P2344-IELR/F/A07的Datasheet PDF文件第8页浏览型号78P2344-IELR/F/A07的Datasheet PDF文件第9页浏览型号78P2344-IELR/F/A07的Datasheet PDF文件第10页 
78P2344JAT  
4-port E3/DS3/STS-1 LIU  
with Jitter Attenuator  
REGISTER DESCRIPTION  
REGISTER ADDRESSING  
Address Bits  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Sub-Address  
SA[1]  
Bit 1  
Bit 0  
Read/  
Write  
Port Address  
Assignment  
PA[3]  
PA[2]  
PA[1]  
PA[0]  
SA[2]  
SA[0]  
R/W*  
REGISTER TABLE  
a) PA[3:0] = 0 : Global Registers  
Reg.  
Name  
Sub  
Addr  
Description  
Master Control  
Interrupt Control  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
REGEN  
<0>  
INPOL  
<0>  
E3  
<X>  
ENDECB RCLKP  
TCLKP  
<0>  
JAER  
<0>  
SRST  
<0>  
TXER  
<1>  
MSCR  
(R/W)  
DS3  
<X>  
0
1
--  
<0>  
--  
<0>  
--  
INTC  
(R/W)  
RXER  
<1>  
--  
--  
2
3
4
5
6
7
RSVD  
RSVD  
RSVD  
RSVD  
RSVD  
RSVD  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
--  
<0>  
--  
--  
<0>  
--  
--  
<0>  
--  
--  
<0>  
--  
--  
<0>  
--  
--  
<0>  
--  
--  
<0>  
--  
--  
<0>  
--  
--  
--  
--  
--  
--  
--  
--  
--  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
b) PA[3:0] = 1-4 : Port-Specific Registers  
Reg.  
Name  
Sub  
Addr  
Description  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
MDCR  
(R/W)  
PDTX  
<0>  
PDRX  
<0>  
LBO  
<1>  
LLBKA  
<0>  
LLBKB  
<0>  
RLBK  
<0>  
MON  
<0>  
TXEN  
<1>  
0
Mode Control  
STAT  
(R/O)  
--  
--  
--  
1
2
3
Status Monitor  
Reserved  
FERR  
LOS  
TXNW  
--  
SGLO  
RSVD  
<1>  
<1>  
<0>  
<1>  
<0>  
<0>  
<1>  
<0>  
<0>  
<0>  
JACR  
(R/W)  
Jitter Attenuator  
Control  
JAEN  
<X>  
JASL  
<X>  
JLBK  
<0>  
ESP[1]  
<1>  
ESP[0]  
<1>  
JABW  
<X>  
4
5
6
7
RSVD  
RSVD  
RSVD  
RSVD  
Reserved  
Reserved  
Reserved  
Reserved  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
<0>  
--  
<0>  
--  
<0>  
--  
<0>  
--  
<0>  
--  
<0>  
--  
--  
--  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
<0>  
Note: Shaded registers in Register Table are reserved for Teridian internal use only. Accessing reserved or  
undefined registers may cause undesirable operation.  
Page 7 of 37  
2005 Teridian Semiconductor Corporation  
Rev 2.2  

与78P2344-IELR/F/A07相关器件

型号 品牌 描述 获取价格 数据表
78P2344-IGT TDK PCM Transceiver, 1-Func, PQFP100, TQFP-100

获取价格

78P2344-IGT TERIDIAN 4-port E3/DS3/STS-1 LIU with Jitter Attenuator

获取价格

78P2344-IGT/A07 TERIDIAN 4-port E3/DS3/STS-1 LIU with Jitter Attenuator

获取价格

78P2344-IGT/A07/F TERIDIAN Telecom IC, PQFP100,

获取价格

78P2344-IGT/A07/F TDK Digital Transmission Interface, E-3, PQFP100

获取价格

78P2344-IGT/A07R TDK Digital Transmission Interface, E-3, PQFP100

获取价格