5秒后页面跳转
74LVX163 PDF预览

74LVX163

更新时间: 2024-01-30 22:59:14
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 计数器
页数 文件大小 规格书
8页 76K
描述
Low Voltage Synchronous Binary Counter with Synchronous Clear

74LVX163 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.67
计数方向:UP系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:10.2 mm负载电容(CL):50 pF
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:50000000 Hz最大I(ol):0.004 A
工作模式:SYNCHRONOUS湿度敏感等级:1
位数:16功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 V传播延迟(tpd):19 ns
认证状态:Not Qualified座面最大高度:2.1 mm
子类别:Counters最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:5.3 mm
最小 fmax:70 MHzBase Number Matches:1

74LVX163 数据手册

 浏览型号74LVX163的Datasheet PDF文件第2页浏览型号74LVX163的Datasheet PDF文件第3页浏览型号74LVX163的Datasheet PDF文件第4页浏览型号74LVX163的Datasheet PDF文件第5页浏览型号74LVX163的Datasheet PDF文件第6页浏览型号74LVX163的Datasheet PDF文件第7页 
October 1996  
Revised March 1999  
74LVX163  
Low Voltage Synchronous Binary Counter with  
Synchronous Clear  
facilitates easy implementation of n-bit counters without  
using external gates.  
General Description  
The LVX163 is a synchronous modulo-16 binary counter.  
This device is synchronously presettable for application in  
programmable dividers and has two types of Count Enable  
inputs plus a Terminal Count output for versatility in forming  
multistage counters. The CLK input is active on the rising  
edge. Both PE and MR inputs are active on low logic lev-  
els. Presetting is synchronous to rising edge of the CLK  
and the Clear function of the LVX163 is synchronous to the  
CLK. Two enable inputs (CEP and CET) and Carry Output  
are provided to enable easy cascading of counters, which  
The inputs tolerate voltages up to 7V allowing the interface  
of 5V systems to 3V systems.  
Features  
Input voltage level translation from 5V to 3V  
Ideal for low power/low noise 3.3V applications  
Guaranteed simultaneous switching noise and dynamic  
threshold performance  
Ordering Code:  
Order Number Package Number  
Package Description  
74LVX163M  
M16A  
M16D  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74LVX163SJ  
74LVX163MTC  
MTC16  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin  
Description  
Names  
CEP  
CET  
CP  
Count Enable Parallel Input  
Count Enable Trickle Input  
Clock Pulse Input  
MR  
Synchronous Master Reset Input  
Parallel Data Inputs  
P0–P3  
PE  
Parallel Enable Inputs  
Flip-Flop Outputs  
Q0–Q3  
TC  
Terminal Count Output  
© 1999 Fairchild Semiconductor Corporation  
DS012157.prf  
www.fairchildsemi.com  

与74LVX163相关器件

型号 品牌 描述 获取价格 数据表
74LVX16373 STMICROELECTRONICS LOW VOLTAGE CMOS 16-BIT D-TYPE LATCH (3-STATE) WITH 5V TOLERANT INPUTS

获取价格

74LVX16373TTR STMICROELECTRONICS LOW VOLTAGE CMOS 16-BIT D-TYPE LATCH (3-STATE) WITH 5V TOLERANT INPUTS

获取价格

74LVX16374 STMICROELECTRONICS LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP FLOP (3-STATE) WITH 5V TOLERANT INPUTS

获取价格

74LVX16374TTR STMICROELECTRONICS LOW VOLTAGE CMOS 16-BIT D-TYPE FLIP FLOP (3-STATE) WITH 5V TOLERANT INPUTS

获取价格

74LVX163M NSC Low Voltage Synchronous Binary Counter with Synchronous Clear

获取价格

74LVX163M FAIRCHILD Low Voltage Synchronous Binary Counter with Synchronous Clear

获取价格