5秒后页面跳转
74LV4060PW-Q100 PDF预览

74LV4060PW-Q100

更新时间: 2024-01-01 05:03:08
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
21页 216K
描述
LV/LV-A/LVX/H SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDSO16, 4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16

74LV4060PW-Q100 技术参数

生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:16
Reach Compliance Code:compliant风险等级:5.75
其他特性:OUTPUTS FROM 10 STAGES AVAILABLE; BUILT-IN OSCILLATOR; OSCILLATOR DISABLED BY CLEAR INPUT计数方向:UP
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G16
长度:5 mm负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER工作模式:ASYNCHRONOUS
位数:14功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
传播延迟(tpd):105 ns筛选级别:AEC-Q100
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:4.4 mm最小 fmax:19 MHz
Base Number Matches:1

74LV4060PW-Q100 数据手册

 浏览型号74LV4060PW-Q100的Datasheet PDF文件第2页浏览型号74LV4060PW-Q100的Datasheet PDF文件第3页浏览型号74LV4060PW-Q100的Datasheet PDF文件第4页浏览型号74LV4060PW-Q100的Datasheet PDF文件第5页浏览型号74LV4060PW-Q100的Datasheet PDF文件第6页浏览型号74LV4060PW-Q100的Datasheet PDF文件第7页 
74LV4060-Q100  
14-stage binary ripple counter with oscillator  
Rev. 1 — 25 July 2014  
Product data sheet  
1. General description  
The 74LV4060-Q100 is a low-voltage Si-gate CMOS device and is pin and function  
compatible with the 74HC4060-Q100; 74HCT4060-Q100.  
The 74LV4060-Q100 is a 14-stage ripple-carry counter/divider and oscillator with three  
oscillator terminals (RS, RTC and CTC). It has ten buffered outputs (Q3 to Q9 and Q11 to  
Q13) and an overriding asynchronous master reset (MR). The oscillator configuration  
allows design of either RC or crystal oscillator circuits. The oscillator can be replaced by  
an external clock signal at input RS. In this case, keep the oscillator pins (RTC and CTC)  
floating.  
The counter advances on the negative-going transition of RS. A HIGH-level on MR resets  
the counter (Q3 to Q9 and Q11 to Q13 = LOW), independent of the other input conditions.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide operating voltage range from 1.0 V to 5.5 V  
Optimized for low voltage applications from 1.0 V to 3.6 V  
Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V  
Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V; Tamb = 25 C  
Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V; Tamb = 25 C  
All active components on chip  
RC or crystal oscillator configuration  
Complies with JEDEC standard no. 7A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
3. Applications  
Control counters  
Timers  
Frequency dividers  
Time-delay circuits  

与74LV4060PW-Q100相关器件

型号 品牌 描述 获取价格 数据表
74LV4060PW-T ETC Asynchronous Up Counter

获取价格

74LV4066 NXP Quad bilateral switches

获取价格

74LV4066_2005 NXP Quad bilateral swiches

获取价格

74LV4066A TI QUADRUPLE BILATERAL ANALOG SWITCHES

获取价格

74LV4066D NXP Quad bilateral switches

获取价格

74LV4066D NEXPERIA Quad bilateral switchesProduction

获取价格