74HCT9046APW-T

更新时间： 2024-02-14 00:11:04

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

74HCT9046APW-T 数据手册

74HCT9046A

PLL with band gap controlled VCO

Rev. 06 — 15 September 2009

Product data sheet

1. General description

The 74HCT9046A is a high-speed Si-gate CMOS device. It is speciﬁed in compliance with

JEDEC standard no 7A.

2. Features

I Operation power supply voltage range from 4.5 V to 5.5 V

I Low power consumption

I Inhibit control for ON/OFF keying and for low standby power consumption

I center frequency up to 17 MHz (typical) at V_CC= 5.5 V

I Choice of two phase comparators:

N PC1: EXCLUSIVE-OR

N PC2: Edge-triggered JK ﬂip-ﬂop

I No dead zone of PC2

I Charge pump output on PC2, whose current is set by an external resistor R_bias

I center frequency tolerance ±10 %

I Excellent Voltage Controlled Oscillator (VCO) linearity

I Low frequency drift with supply voltage and temperature variations

I On-chip band gap reference

I Glitch free operation of VCO, even at very low frequencies

I Zero voltage offset due to operational ampliﬁer buffering

I ESD protection:

N HBM JESD22-A114F exceeds 2000 V

N MM JESD22-A115-A exceeds 200 V

12 3 4 5 6 7...43

下载PDF

型号	品牌	描述	获取价格	数据表
74HCT9114	NXP	Nine wide Schmitt trigger buffer; open drain outputs; inverting	获取价格
74HCT9114D	NXP	IC HCT SERIES, 9 1-INPUT INVERT GATE, PDSO20, SO-20, Gate	获取价格
74HCT9114D	NEXPERIA	Nine wide Schmitt trigger buffer; open drain outputs; invertingProduction	获取价格
74HCT9114D,112	NXP	74HC(T)9114 - Nine wide Schmitt trigger buffer; open drain outputs; inverting SOP 20-Pin	获取价格
74HCT9114DB	NXP	IC HCT SERIES, 9 1-INPUT INVERT GATE, PDSO20, Gate	获取价格
74HCT9114DB-T	NXP	IC HCT SERIES, 9 1-INPUT INVERT GATE, PDSO20, Gate	获取价格