5秒后页面跳转
74AC169SCX_NL PDF预览

74AC169SCX_NL

更新时间: 2024-01-17 17:29:51
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
8页 101K
描述
Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, PDSO16, 0.150 INCH, MS-012, SOIC-16

74AC169SCX_NL 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.68
其他特性:TCO OUTPUT计数方向:BIDIRECTIONAL
系列:ACJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:9.9 mm
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER最大频率@ Nom-Sup:65000000 Hz
最大I(ol):0.024 A工作模式:SYNCHRONOUS
湿度敏感等级:1位数:4
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3/5 V
传播延迟(tpd):16 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Counters
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:154 MHz
Base Number Matches:1

74AC169SCX_NL 数据手册

 浏览型号74AC169SCX_NL的Datasheet PDF文件第1页浏览型号74AC169SCX_NL的Datasheet PDF文件第3页浏览型号74AC169SCX_NL的Datasheet PDF文件第4页浏览型号74AC169SCX_NL的Datasheet PDF文件第5页浏览型号74AC169SCX_NL的Datasheet PDF文件第6页浏览型号74AC169SCX_NL的Datasheet PDF文件第7页 
Functional Description  
Mode Select Table  
The AC169 uses edge-triggered J-K-type flip-flops and  
have no constraints on changing the control or data input  
signals in either state of the Clock. The only requirement is  
that the various inputs attain the desired state at least a  
setup time before the rising edge of the clock and remain  
valid for the recommended hold time thereafter. The paral-  
lel load operation takes precedence over the other opera-  
tions, as indicated in the Mode Select Table. When PE is  
LOW, the data on the P0P3 inputs enters the flip-flops on  
Action on Rising  
Clock Edge  
PE  
CEP CET  
U/D  
L
H
H
H
H
X
L
X
L
X
H
L
Load (Pn to Qn)  
Count Up (Increment)  
Count Down (Decrement)  
No Change (Hold)  
L
L
H
X
X
H
X
X
the next rising edge of the Clock. In order for counting to  
occur, both CEP and CET must be LOW and PE must be  
HIGH; the U/D input then determines the direction of count-  
ing. The Terminal Count (TC) output is normally HIGH and  
goes LOW, provided that CET is LOW, when a counter  
reaches zero in the Count Down mode or reaches 15 in the  
Count Up mode. The TC output state is not a function of  
the Count Enable Parallel (CEP) input level. If an illegal  
state occurs, the AC169 will return to the legitimate  
sequence within two counts. Since the TC signal is derived  
by decoding the flip-flop states, there exists the possibility  
of decoding spikes on TC. For this reason the use of TC as  
a clock signal is not recommended (see logic equations  
below).  
No Change (Hold)  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
State Diagram  
1. Count Enable = CEP CET PE  
2. Up: TC = Q0Q1Q 2Q3(Up)CET  
3. Down: TC = Q0Q1Q2Q3 (Down)CET  
Logic Diagram  
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.  
www.fairchildsemi.com  
2

与74AC169SCX_NL相关器件

型号 品牌 描述 获取价格 数据表
74AC169SCXR FAIRCHILD Binary Counter, AC Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMO

获取价格

74AC169SJ FAIRCHILD Synchronous Up/Down Counter

获取价格

74AC169SJX FAIRCHILD Synchronous Up/Down Counter

获取价格

74AC16X ONSEMI Synchronous Presettable Binary Counter

获取价格

74AC174 ONSEMI Hex D Flip−Flop with Master Reset

获取价格

74AC174 STMICROELECTRONICS HEX D-TYPE FLIP FLOP WITH CLEAR

获取价格