5秒后页面跳转
73S8024RN-32IM PDF预览

73S8024RN-32IM

更新时间: 2024-02-17 13:25:46
品牌 Logo 应用领域
TERIDIAN 模拟IC信号电路
页数 文件大小 规格书
27页 390K
描述
暂无描述

73S8024RN-32IM 数据手册

 浏览型号73S8024RN-32IM的Datasheet PDF文件第3页浏览型号73S8024RN-32IM的Datasheet PDF文件第4页浏览型号73S8024RN-32IM的Datasheet PDF文件第5页浏览型号73S8024RN-32IM的Datasheet PDF文件第7页浏览型号73S8024RN-32IM的Datasheet PDF文件第8页浏览型号73S8024RN-32IM的Datasheet PDF文件第9页 
73S8024RN Data Sheet  
DS_8024RN_020  
MICROCONTROLLER INTERFACE  
Name  
Pin  
Pin  
Pin  
Description  
28SO  
20QFN 32QFN  
CMDVCC  
19  
10  
20  
18  
Command VCC (negative assertion): Logic low on this pin  
causes the LDO regulator to ramp the VCC supply to the  
card and initiates a card activation sequence, if a card is  
present.  
5V/#V  
3
31  
5 volt / 3 volt card selection: Logic one selects 5 volts for  
VCC and card interface, logic low selects 3 volt operation.  
When the part is to be used with a single card voltage,  
this pin should be tied to either GND or VDD. However, it  
includes a high impedance pull-up resistor to default this  
pin high (selection of 5V card) when not connected.  
CLKSTOP  
CLKLVL  
7
8
4
5
Stops the card clock signal during a card session when  
set high (card clock STOP mode). Internal pull-down  
resistor allows this pin to be left as an open circuit if the  
clock STOP mode is not used.  
Sets the logic level of the card clock STOP mode when  
the clock is de-activated by setting pin 7 high. Logic low  
selects card STOP low. Logic high selects card STOP  
high. Internal pull-down resistor allows this pin to be left  
as an open circuit if the clock STOP mode is not used.  
CLKDIV1  
CLKDIV2  
1
2
18  
19  
29  
30  
Sets the divide ratio from the XTAL oscillator (or external  
clock input) to the card clock. These pins include  
pull-down resistors.  
CLKDIV1  
CLKDIV2  
CLOCK RATE  
XTALIN/8  
XTALIN/4  
XTALIN/2  
XTALIN  
0
0
1
1
0
1
1
0
OFF  
23  
14  
22  
Interrupt signal to the processor. Active Low - Multi-  
function indicating fault conditions and card presence.  
Open drain output configuration. It includes an internal  
21kpull-up to VDD.  
RSTIN  
I/OUC  
20  
26  
11  
17  
19  
26  
Reset Input: This signal is the reset command to the card.  
System controller data I/O to/from the card. Includes a  
pull-up resistor to VDD.  
AUX1UC  
AUX2UC  
27  
28  
27  
28  
System controller auxiliary data I/O to/from the card.  
Includes a pull-up resistor to VDD.  
System controller auxiliary data I/O to/from the card.  
Includes a pull-up resistor to VDD.  
6
Rev. 1.8  

与73S8024RN-32IM相关器件

型号 品牌 描述 获取价格 数据表
73S8024RN-32IM/F TERIDIAN Low Cost Smart Card Interface

获取价格

73S8024RN-32IM/F MAXIM Analog Circuit, 1 Func, LEAD FREE, QFN-32

获取价格

73S8024RN-32IMR TERIDIAN Analog Circuit, 1 Func, QFN-32

获取价格

73S8024RN-32IMR/F MAXIM Analog Circuit, 1 Func, LEAD FREE, QFN-32

获取价格

73S8024RN-32IMR/F TERIDIAN Low Cost Smart Card Interface

获取价格

73S8024RN-IL/F TERIDIAN Low Cost Smart Card Interface

获取价格