CMOSSyncFIFO™
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72421,IDT72201
IDT72211,IDT72221
IDT72231,IDT72241
IDT72251
FEATURES:
DESCRIPTION:
•
•
•
•
•
•
•
•
•
•
•
•
64 x 9-bit organization (IDT72421)
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1,024 x 9-bit organization (IDT72221)
2,048 x 9-bit organization (IDT72231)
4,096 x 9-bit organization (IDT72241)
8,192 x 9-bit organization (IDT72251)
10 ns read/write cycle time
Read and Write Clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set
to any depth
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clockedreadandwrite controls. These devices have a 64, 256, 512, 1,024,
2,048,4,096,and8,192x9-bitmemoryarray,respectively. TheseFIFOsare
applicableforawidevarietyofdatabufferingneedssuchasgraphics,localarea
networksandinterprocessorcommunication.
TheseFIFOshave9-bitinputandoutputports.Theinputportiscontrolled
bya free-runningclock(WCLK), andtwowrite enable pins (WEN1, WEN2).
DataiswrittenintotheSynchronousFIFOoneveryrisingclockedgewhenthe
writeenablepinsareasserted.Theoutputportiscontrolledbyanotherclock
pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can
betiedtotheWriteClockforsingleclockoperationorthetwoclocks canrun
asynchronous ofoneanotherfordual-clockoperation.Anoutputenablepin
(OE)is providedonthe readportforthree-state controlofthe output.
The Synchronous FIFOs have twofixedflags, Empty(EF)andFull(FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7andFull-7forPAE andPAF,respectively.Theprogrammableflag
offsetloadingiscontrolledbyasimplestatemachineandisinitiatedbyasserting
•
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
•
•
•
Output enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
•
For through-hole product please see the IDT72420/72200/72210/ the load pin (LD).
72220/72230/72240 data sheet
These FIFOs are fabricated using IDT’s high-speed submicron CMOS
technology.
•
•
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
FUNCTIONAL BLOCK DIAGRAM
D0 - D8
WCLK
WEN1
WEN2
LD
OFFSET REGISTER
INPUT REGISTER
EF
FLAG
LOGIC
WRITE CONTROL
LOGIC
PAE
PAF
FF
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
2655 drw01
OE
Q0 - Q8
CIDTOandMtheMIDTElogRoaCrerIegAisteLredtrAadeNmaDrksofIInNtegrDateUdDSeviTceTRecIhnAoloLgy,InTc.TEheMSynPcFEIFORisaAreTgistUereRdtraEdemaRrkoAfInNtegGrateEdDSeviceTechnology,Inc.
OCTOBER 2008
1
2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-2655/5
©
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
