Datasheet > 7007L20JGB

7007L20JGB

更新时间： 2022-12-29 19:55:14

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
22页	356K
描述
HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

7007L20JGB 数据手册

HIGH-SPEED

IDT7007S/L

32K x 8 DUAL-PORT

STATIC RAM

◆

Features

IDT7007 easily expands data bus width to 16 bits or

more using the Master/Slave select when cascading

more than one device

M/S = H for BUSY output flag on Master,

M/S = L for BUSY input on Slave

Interrupt Flag

On-chip port arbitration logic

Full on-chip hardware support of semaphore signaling

between ports

Fully asynchronous operation from either port

TTL-compatible, single 5V (±10%) power supply

Available in 68-pin PGA and PLCC and a 80-pin TQFP

Industrial temperature range (–40°C to +85°C) is available

for selected speeds

◆

True Dual-Ported memory cells which allow simulta-

neous reads of the same memory location

High-speed access

◆

– Military:25/35/55ns(max.)

◆

– Industrial:20/25/35/55ns(max.)

– Commercial:15/20/25/35/55ns(max.)

Low-power operation

◆

– IDT7007S

◆

Active:850mW(typ.)

Standby: 5mW (typ.)

– IDT7007L

Active: 850mW (typ.)

Standby: 1mW (typ.)

◆

Green parts available, see ordering information

FunctionalBlockDiagram

OER

OEL

CEL

CER

R/WR

R/W

I/O0L- I/O7L

I/O0R-I/O7R

I/O

Control

(1,2)

BUSY ^(1,2)

BUSY

14R

14L

Address

Decoder

MEMORY

ARRAY

Address

Decoder

ARBITRATION

INTERRUPT

SEMAPHORE

LOGIC

R/W

SEM

SEM ₍₂₎

M/S

(2)

INT

2940 drw 01

NOTES:

1. (MASTER): BUSY is output; (SLAVE): BUSY is input.

2. BUSY and INT outputs are non-tri-stated push-pull.

AUGUST2014

DSC 2940/14

12 3 4 5 6 7...22

下载PDF

与7007L20JGB相关器件

型号	品牌	描述	获取价格	数据表
7007L20JGB8	IDT	HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM	获取价格
7007L20JGI	IDT	HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM	获取价格
7007L20JGI8	IDT	HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM	获取价格
7007L20JI	IDT	PLCC-68, Tube	获取价格
7007L20PF	IDT	TQFP-80, Tray	获取价格
7007L20PF8	IDT	TQFP-80, Reel	获取价格