5秒后页面跳转
5962-9583401QXX PDF预览

5962-9583401QXX

更新时间: 2024-02-27 13:32:49
品牌 Logo 应用领域
艾法斯 - AEROFLEX 接收机
页数 文件大小 规格书
11页 81K
描述
Quad Receiver

5962-9583401QXX 技术参数

生命周期:Transferred包装说明:DFP,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.37
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:IEEE P1596.3JESD-30 代码:R-GDFP-F16
功能数量:4端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装形状:RECTANGULAR封装形式:FLATPACK
认证状态:Not Qualified最大接收延迟:8 ns
接收器位数:4筛选级别:MIL-PRF-38535 Class V
座面最大高度:2.032 mm最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
宽度:6.35 mmBase Number Matches:1

5962-9583401QXX 数据手册

 浏览型号5962-9583401QXX的Datasheet PDF文件第3页浏览型号5962-9583401QXX的Datasheet PDF文件第4页浏览型号5962-9583401QXX的Datasheet PDF文件第5页浏览型号5962-9583401QXX的Datasheet PDF文件第7页浏览型号5962-9583401QXX的Datasheet PDF文件第8页浏览型号5962-9583401QXX的Datasheet PDF文件第9页 
AC SWITCHING CHARACTERISTICS1, 2, 3, 4  
(VDD = +5.0V + 10%, TA = -55 °C to +125°C)  
SYMBOL  
PARAMETER  
MIN  
MAX  
UNIT  
tPHLD  
Differential Propagation Delay High to Low  
CL = 20pf (figures 4 and 5)  
1.0  
8.0  
ns  
tPLHD  
Differential Propagation Delay Low to High  
CL = 20pf (figures 4 and 5)  
1.0  
8.0  
ns  
tSKD  
Differential Skew (tPHLD - tPLHD) (figures 4 and 5)  
Channel-to-Channel Skew1 (figures 4 and 5)  
0
0
3.0  
3.0  
ns  
ns  
4
tSK1  
4
7.0  
2.0  
2.0  
20  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
tSK2  
Chip-to-Chip Skew5 (figures 4 and 5)  
Rise Time (figures 4 and 5)  
4
tTLH  
4
Fall Time (figures 4 and 5)  
tTHL  
4
Disable Time High to Z (figures 6 and 7)  
Disable Time Low to Z (figures 6 and 7)  
Enable Time Z to High (figures 6 and 7)  
Enable Time Z to Low (figures 6 and 7)  
tPHZ  
4
20  
tPLZ  
4
20  
tPZH  
4
20  
tPZL  
Notes:  
1. Channel-to-Channel Skew is defined as the difference between the propagation delay of the channel and the other channels in the same chip with an event on the inputs.  
2. Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z = 50W, t and t (0% - 100%) < 1ns for R and t and t < 6ns for EN or EN.  
0
r
f
IN  
r
f
3. C includes probe and jig capacitance.  
L
4. Guaranteed by characterization.  
5. Chip to Chip Skew is defined as the difference between the minimum and maximum specified differential propagation delays.  
6

与5962-9583401QXX相关器件

型号 品牌 描述 获取价格 数据表
5962-9583401QXXA AEROFLEX Quad Receiver

获取价格

5962-9583401QXXC AEROFLEX Quad Receiver

获取价格

5962-9583401VFA TI DS90C032QML LVDS Quad CMOS Differential Line Receiver

获取价格

5962-9583401VXA AEROFLEX Quad Receiver

获取价格

5962-9583401VXC AEROFLEX Quad Receiver

获取价格

5962-9583401VXX AEROFLEX Quad Receiver

获取价格