SN55LVCP22-SP
SLLSE43 –JUNE 2012
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Table 1. PACKAGE/ORDERING INFORMATION(1)
TEMPERATURE
PACKAGE(2)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
5962-1124201VFA
LVCP22W-SP
SN55LVCP22W/EM(2)
EVAL ONLY
–55°C to 125°C Tcase
5962-1124201VFA
16 / W
25°C
SN55LVCP22WMPR
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
(2) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are
tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts
are not warranted for performance over the full MIL specified temperature range of -55°C to 125°C or operating life.
THERMAL CHARACTERISTICS
PARAMETER
TEST CONDITIONS
VALUE
82.5
7.5
UNITS
°C/W
°C/W
θJA
θJC
Junction-to-ambient thermal resistance
Junction-to-case thermal resistance
Typical
VCC = 3.3 V, TA = 25°C, 1 Gbps
VCC = 3.6 V, TA = 125°C, 1 Gbps
198
PD
Device power dissipation
mW
Maximum
313
10000
1000
100
10
Electromigration Fail Mode
1
0.1
80
90
100
110
120
Continuous TJ (°C)
A. See datasheet for absolute maximum and minimum recommended operating conditions.
130
140
150
160
170
180
B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect
life).
C. The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the
dominant failure mechanism affecting device wearout for the specific device process and design characteristics.
Figure 1. SN55LVCP22-SP Operating Life Derating Chart
2
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s) :SN55LVCP22-SP