5秒后页面跳转
54LS113LMQB PDF预览

54LS113LMQB

更新时间: 2024-02-20 17:05:09
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器逻辑集成电路
页数 文件大小 规格书
6页 100K
描述
Dual JK Edge-Triggered Flip-Flop

54LS113LMQB 技术参数

生命周期:Active零件包装代码:QLCC
包装说明:QCCN,针数:20
Reach Compliance Code:unknown风险等级:5.59
Is Samacsys:N系列:LS
JESD-30 代码:S-CQCC-N20长度:8.89 mm
逻辑集成电路类型:J-K FLIP-FLOP位数:2
功能数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:QCCN封装形状:SQUARE
封装形式:CHIP CARRIER传播延迟(tpd):24 ns
认证状态:COMMERCIAL座面最大高度:1.905 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子形式:NO LEAD端子节距:1.27 mm
端子位置:QUAD触发器类型:NEGATIVE EDGE
宽度:8.89 mm最小 fmax:30 MHz
Base Number Matches:1

54LS113LMQB 数据手册

 浏览型号54LS113LMQB的Datasheet PDF文件第1页浏览型号54LS113LMQB的Datasheet PDF文件第3页浏览型号54LS113LMQB的Datasheet PDF文件第4页浏览型号54LS113LMQB的Datasheet PDF文件第5页浏览型号54LS113LMQB的Datasheet PDF文件第6页 
Absolute Maximum Ratings (Note)  
If Military/Aerospace specified devices are required,  
please contact the National Semiconductor Sales  
Office/Distributors for availability and specifications.  
Note: The ‘‘Absolute Maximum Ratings’’ are those values  
beyond which the safety of the device cannot be guaran-  
teed. The device should not be operated at these limits. The  
parametric values defined in the ‘‘Electrical Characteristics’’  
table are not guaranteed at the absolute maximum ratings.  
The ‘‘Recommended Operating Conditions’’ table will define  
the conditions for actual operation.  
Supply Voltage  
Input Voltage  
7V  
5.5V  
Operating Free Air Temperature Range  
54LS  
b
b
a
55 C to 125 C  
§
§
a
65 C to 150 C  
Storage Temperature Range  
§
§
Recommended Operating Conditions  
54LS113  
Units  
Symbol  
Parameter  
Min  
4.5  
2
Nom  
Max  
V
V
V
Supply Voltage  
5
5.5  
V
V
CC  
High Level Input Voltage  
Low Level Input Voltage  
High Level Output Current  
Low Level Output Current  
Free Air Operating Temperature  
Setup Time  
IH  
0.7  
V
IL  
b
I
I
0.4  
mA  
mA  
OH  
OL  
4
b
T
A
55  
125  
C
§
t
t
(H)  
20  
s
ns  
ns  
(L)  
J
or K to CP  
n
20  
s
n
n
t
t
(H)  
(L)  
Hold Time  
or K to CP  
0
0
h
J
h
n
n
n
t
t
(H)  
(L)  
20  
15  
w
CP Pulse Width  
n
ns  
ns  
w
t
w
(L)  
S
Dn  
Pulse Width LOW  
15  
Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)  
Typ  
Symbol  
Parameter  
Conditions  
Min  
Max  
Units  
(Note 1)  
e
e
e b  
e
e
b
1.5  
V
V
Input Clamp Voltage  
V
Min, I  
Min, I  
18 mA  
V
V
I
CC  
I
High Level  
V
V
Max,  
Min  
OH  
CC  
OH  
2.5  
e
Output Voltage  
Max, V  
IH  
IL  
e
e
V
OL  
Low Level  
V
V
Min, I  
Max,  
CC  
OL  
0.4  
V
e
e
Output Voltage  
Min, V  
Max  
IH  
IL  
e
e
e
e
I
I
I
Input Current  
@
V
V
Max, V  
5.5V  
J, K  
SD  
0.1  
0.3  
0.4  
20  
I
CC  
CC  
I
I
I
Max Input  
mA  
Voltage  
CP  
e
High Level  
Max, V  
2.7V  
0.5V  
J, K  
SD  
IH  
IL  
Input Current  
60  
mA  
mA  
CP  
80  
e
e
b
b
b
Low Level  
V
V
Max, V  
J, K  
CP, SD  
30  
60  
400  
800  
CC  
Input Current  
b
I
I
Short Circuit  
Max  
OS  
CC  
CC  
b
b
20  
100  
8
mA  
mA  
Output Current  
(Note 2)  
e
Max (Note 3)  
Supply Current  
V
CC  
e
e
25 C.  
Note 1: All typicals are at V  
5V, T  
§
CC  
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.  
Note 3: I is measured with all outputs open and all inputs grounded.  
A
CC  
2

与54LS113LMQB相关器件

型号 品牌 描述 获取价格 数据表
54LS114 NSC Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

获取价格

54LS114A/BCAJC MOTOROLA LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERDIP-14

获取价格

54LS114AM/B2AJC MOTOROLA LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, L

获取价格

54LS114DMQB NSC Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

获取价格

54LS114FMQB NSC Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

获取价格

54LS114J RAYTHEON J-K Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP14,

获取价格