5秒后页面跳转
54ABT377 PDF预览

54ABT377

更新时间: 2024-02-23 07:38:24
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器时钟
页数 文件大小 规格书
8页 155K
描述
Octal D-Type Flip-Flop with Clock Enable

54ABT377 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:compliant风险等级:5.75
Is Samacsys:NBase Number Matches:1

54ABT377 数据手册

 浏览型号54ABT377的Datasheet PDF文件第2页浏览型号54ABT377的Datasheet PDF文件第3页浏览型号54ABT377的Datasheet PDF文件第4页浏览型号54ABT377的Datasheet PDF文件第5页浏览型号54ABT377的Datasheet PDF文件第6页浏览型号54ABT377的Datasheet PDF文件第7页 
July 1998  
54ABT377  
Octal D-Type Flip-Flop with Clock Enable  
n Eight edge-triggered D flip-flops  
n Buffered common clock  
n See ’ABT273 for master reset version  
n See ’ABT373 for transparent latch version  
n See ’ABT374 for TRI-STATE® version  
General Description  
The ’ABT377 has eight edge-triggered, D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) input loads all flip-flops simultaneously, when the  
Clock Enable (CE) is LOW.  
n Output sink capability of 48 mA, source capability of  
24 mA  
n Guaranteed latchup protection  
n High impedance glitch free bus loading during entire  
power up and power down cycle  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock transi-  
tion, is transferred to the corresponding flip-flop’s Q output.  
The CE input must be stable only one setup time prior to the  
LOW-to-HIGH clock transition for predictable operation.  
n Non-destructive hot insertion capability  
n Disable time less than enable time to avoid bus  
contention  
Features  
n Clock enable for address and data synchronization  
n Standard Microcircuit Drawing (SMD) 5962-9314801  
applications  
Ordering Code:  
Military  
Package  
Number  
Package Description  
54ABT377J-QML  
J20A  
20-Lead Ceramic Dual-In-Line  
20-Lead Cerpack  
54ABT377W-QML  
54ABT377E-QML  
W20A  
E20A  
20-Lead Ceramic Leadless Chip Carrier, Type C  
Connection Diagram  
Pin Assignment for LCC  
Pin Assignment for  
DIP and Cerpack  
DS100216-11  
Pin  
Description  
Names  
DS100216-1  
D0–D7 Data Inputs  
CE  
CP  
Clock Enable (Active LOW)  
Clock Pulse Input  
Q0–Q7 Data Outputs  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100216  
www.national.com  

与54ABT377相关器件

型号 品牌 描述 获取价格 数据表
54ABT377/B2A ETC Octal D-Type Flip-Flop

获取价格

54ABT377/BRA ETC Octal D-Type Flip-Flop

获取价格

54ABT377/BSA ETC Octal D-Type Flip-Flop

获取价格

54ABT377CDM TI ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20

获取价格

54ABT377CLM TI ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20

获取价格

54ABT377CMSAM TI ABT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ TYPE2, PLASTIC,

获取价格