5秒后页面跳转
540BBA775M000ABGR PDF预览

540BBA775M000ABGR

更新时间: 2023-02-15 00:00:00
品牌 Logo 应用领域
芯科 - SILICON /
页数 文件大小 规格书
16页 834K
描述
LVDS Output Clock Oscillator,

540BBA775M000ABGR 数据手册

 浏览型号540BBA775M000ABGR的Datasheet PDF文件第1页浏览型号540BBA775M000ABGR的Datasheet PDF文件第2页浏览型号540BBA775M000ABGR的Datasheet PDF文件第3页浏览型号540BBA775M000ABGR的Datasheet PDF文件第5页浏览型号540BBA775M000ABGR的Datasheet PDF文件第6页浏览型号540BBA775M000ABGR的Datasheet PDF文件第7页 
Si540 Data Sheet  
Electrical Specifications  
Parameter  
Symbol  
Test Condition/Comment  
Mid-level (2.5 V, 3.3 V VDD)  
Mid-level (1.8 V VDD)  
Swing (diff)  
Min  
1.125  
0.8  
Typ  
1.20  
0.9  
0.7  
750  
0
Max  
1.275  
1.0  
Unit  
V
LVDS Output Option4  
VOC  
V
VO  
VOH  
VOL  
VC  
0.5  
0.9  
VPP  
mV  
mV  
mV  
VPP  
V
HCSL Output Option5  
Output voltage high  
Output voltage low  
Crossing voltage  
660  
–150  
250  
0.6  
850  
150  
350  
0.8  
550  
CML Output Option (AC-Coupled)  
CMOS Output Option  
VO  
Swing (diff)  
1.0  
VOH  
VOL  
IOH = 8/6/4 mA for 3.3/2.5/1.8V VDD 0.85 × VDD  
IOL = 8/6/4 mA for 3.3/2.5/1.8V VDD  
0.15 × VDD  
V
Notes:  
1. Total Stability includes temperature stability, initial accuracy, load pulling, VDD variation, and aging for 20 yrs at 70 ºC.  
2. OE includes a 50 kΩ pull-up to VDD for OE active high. Includes a 50 kΩ pull-down to GND for OE active low. NC (No Connect)  
pins include a 50 kΩ pull-down to GND.  
3. 50 Ω to VDD – 2.0 V.  
4. Rterm = 100 Ω (differential).  
5. 50 Ω to GND.  
Table 2.2. Clock Output Phase Jitter and PSRR  
VDD = 1.8 V, 2.5 or 3.3 V ± 5%, TA = –40 to 85 ºC  
Parameter  
Symbol  
Test Condition/Comment  
Differential Formats  
CMOS, Dual CMOS  
Differential Formats  
CMOS, Dual CMOS  
100 kHz sine wave  
200 kHz sine wave  
500 kHz sine wave  
1 MHz sine wave  
Min  
Typ  
125  
200  
150  
200  
-83  
-83  
-82  
-85  
Max  
200  
Unit  
fs  
Phase Jitter (RMS, 12kHz - 20MHz)1  
3.2 x 5 mm, FCLK ≥ 100 MHz  
ϕJ  
fs  
Phase Jitter (RMS, 12kHz - 20MHz)1  
5 x 7 mm, FCLK ≥ 100 MHz  
200  
fs  
fs  
Spurs Induced by External Power Supply  
Noise, 50 mVpp Ripple. LVDS 156.25 MHz  
Output  
PSRR  
dBc  
Note:  
1. Guaranteed by characterization. Jitter inclusive of any spurs.  
silabs.com | Building a more connected world.  
Rev. 1.0 | 4  

与540BBA775M000ABGR相关器件

型号 品牌 描述 获取价格 数据表
540FAA10M0000BAGR SILICON CMOS Output Clock Oscillator,

获取价格

540-FREQ-DM0 FOX LVPECL Output Clock Oscillator, 40MHz Min, 170MHz Max, ROHS COMPLIANT PACKAGE-6

获取价格

540HR3C HB LED

获取价格

540LB7C HB LED SPECIFICATION

获取价格

540LP3E HITTITE 1 dB LSB GaAs MMIC 4-BIT DIGITAL POSITIVE CONTROL ATTENUATOR, DC - 5.5 GHz

获取价格

540LW7C ETC LED SPECIFICATION

获取价格