Datasheet > 5-330808-3

5-330808-3

更新时间： 2024-02-21 00:25:29

品牌	Logo	应用领域
亚德诺 - ADI		转换器
页数	文件大小	规格书
24页	776K
描述
14-Bit, 80 MSPS/105 MSPS A/D Converter

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

5-330808-3 技术参数

是否Rohs认证：	不符合	生命周期：	Active
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8536.69.40.40	风险等级：	5.71
联系完成配合：	NOT SPECIFIED	触点材料：	NOT SPECIFIED
设备插槽类型：	IC SOCKET	Base Number Matches：	1

5-330808-3 数据手册

AD6645

LAYOUT INFORMATION

The schematic of the evaluation board (see Figure 43)

represents a typical implementation of the AD6645. A multi-

layer board is recommended to achieve best results. It is highly

recommended that high quality, ceramic chip capacitors be

used to decouple each supply pin to ground directly at the

device. The pinout of the AD6645 facilitates ease of use in the

implementation of high frequency, high resolution design practices.

All of the digital outputs are segregated to two sides of the chip,

with the inputs on the opposite side for isolation purposes.

JITTER CONSIDERATIONS

The SNR for an ADC can be predicted. When normalized to

ADC codes, the following equation accurately predicts the SNR

based on three terms: jitter, average DNL error, and thermal

noise. Each of these terms contributes to the noise within the

converter.

SNR =1.76 −

1/2

⎤

⎛

⎜

⎞

⎟

2× 2 ×V_{NOISE rms}

⎡

⎢

⎣

1+ ε

⎛

⎜

⎝

⎞

⎟

⎠

⎥

⎦

20log

(

2π× f_ANALOG×t_{j rms}

)

2ⁿ

Care should be taken when routing the digital output traces. To

prevent coupling through the digital outputs into the analog

portion of the AD6645, minimal capacitive loading should be

placed on these outputs. It is recommended that a fanout of

only one gate should be used for all AD6645 digital outputs.

⎜

⎝

⎟

⎠

where:

_ANALOGis the analog input frequency.

_{j rms}is the rms jitter of the encode (rms sum of encode source

The layout of the encode circuit is equally critical. Any noise

received on this circuitry results in corruption in the digitization

process and lower overall performance. The encode clock must be

isolated from the digital outputs and the analog inputs.

and internal encode circuitry).

ε is the average DNL of the ADC (typically 0.41 LSB).

n is the number of bits in the ADC.

_{NOISE rms}is the voltage rms thermal noise that refers to the

Table 8. Twos Complement Output Coding

analog input of the ADC (typically 0.9 LSB rms).

AIN Level

VREF + 0.ꢀꢀ V VREF − 0.ꢀꢀ V Positive FS

VREF VREF Midscale

VREF − 0.ꢀꢀ V VREF + 0.ꢀꢀ V Negative FS

AIN

Output State Output Code

Level

For a 14-bit ADC, such as the AD6645, aperture jitter can

greatly affect the SNR performance as the analog frequency is

increased. Figure 42 shows a family of curves that demonstrate the

expected SNR performance of the AD6645 as jitter increases.

The chart is derived from the preceding equation.

01 1111 1111 1111

00 … 0/11 … 1

10 0000 0000 0000

For a complete discussion of aperture jitter, see the AN-756

application note, Sampled Systems and the Effects of Clock Phase

Noise and Jitter. The AN-756 application note can be found on

www.analog.com.

AIN = 30MHz

AIN = 70MHz

AIN = 110MHz

AIN = 150MHz

AIN = 190MHz

0.1

0.2

0.3

0.4

0.5

0.6

JITTER (ps)

Figure 42. SNR vs. Jitter

Rev. D | Page 19 of 24

1...16 17 181920 21 22...24

中文翻译

下载PDF

与5-330808-3相关器件

型号	品牌	获取价格	描述	数据表
5330878	MACOM	获取价格	BNC Connectors (50 ohm/75 ohm)
53309-1027	MOLEX	获取价格	Board Stacking Connector
53309-1070	MOLEX	获取价格	0.80mm (.031") Pitch Board-to-Board Header, Surface Mount, Dual Row, Right AngleLead-free,
53309-1090	MOLEX	获取价格	Board Stacking Connector, 10 Contact(s), 2 Row(s), Male, Right Angle, Surface Mount Termin
53309-1217	MOLEX	获取价格	Board Stacking Connector, 12 Contact(s), 2 Row(s), Male, Right Angle, Surface Mount Termin
53309-1227	MOLEX	获取价格	Board Stacking Connector
53309-1270	MOLEX	获取价格	0.80mm (.031") Pitch Board-to-Board Header, Surface Mount, Dual Row, Right AngleLead-free,
53309-1290	MOLEX	获取价格	Board Stacking Connector, 12 Contact(s), 2 Row(s), Male, Right Angle, Surface Mount Termin
53309-1470	MOLEX	获取价格	Board Stacking Connector, 14 Contact(s), 2 Row(s), Male, Right Angle, 0.031 inch Pitch, Su
53309-1629	MOLEX	获取价格	Board Stacking Connector, 16 Contact(s), 2 Row(s), Male, Right Angle, 0.031 inch Pitch, Su

与5-330808-3相关文章

LM317T数据手册解读：产品特性、应用、封装与引脚详解
2024-06-14

16
一文带你了解?DB3二极管好坏判断、参数信息、替代推荐
2024-06-14

20
LM358DR数据手册：引脚说明、电气参数及替换型号推荐
2024-06-14

13
OP07CP数据手册解读：引脚信息、电子参数
2024-06-14

17

产品中心

服务支持

精选活动

关于我们

帮助中心

5-330808-3

5-330808-3 技术参数

5-330808-3 数据手册

与5-330808-3相关器件

与5-330808-3相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

5-330808-3

5-330808-3 技术参数

5-330808-3 数据手册

与5-330808-3相关器件

与5-330808-3相关文章

您还可以找

您在本页遇到什么问题？