5秒后页面跳转
27C024-70 PDF预览

27C024-70

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
旺宏电子 - Macronix 可编程只读存储器电动程控只读存储器
页数 文件大小 规格书
19页 787K
描述
1M-BIT [128K x 8/64K x 16] CMOS EPROM

27C024-70 数据手册

 浏览型号27C024-70的Datasheet PDF文件第1页浏览型号27C024-70的Datasheet PDF文件第2页浏览型号27C024-70的Datasheet PDF文件第3页浏览型号27C024-70的Datasheet PDF文件第5页浏览型号27C024-70的Datasheet PDF文件第6页浏览型号27C024-70的Datasheet PDF文件第7页 
MX27C1100/27C1024  
FUNCTIONAL DESCRIPTION  
VIL(for MX27C1024), OE at VIL, CE at VIH(for  
MX27C1100)and VPP at its programming voltage.  
THE PROGRAMMING OF THE MX27C1100/1024  
When the MX27C1100/1024 is delivered, or it is  
erased, the chip has all 1M bits in the "ONE" or HIGH  
state. "ZEROs" are loaded into the MX27C1100/1024  
through the procedure of programming.  
AUTO IDENTIFY MODE  
Theautoidentifymodeallowsthereadingoutofabinary  
code from an EPROM that will identify its manufacturer  
and device type. This mode is intended for use by  
programming equipment for the purpose of  
automatically matching the device to be programmed  
with its corresponding programming algorithm. This  
mode is functional in the 25°C ± 5°C ambient  
temperature range that is required when programming  
the MX27C1100/1024.  
Forprogramming, thedatatobeprogrammedisapplied  
with 16 bits in parallel to the data pins.  
VCCmustbeappliedsimultaneouslyorbeforeVPP,and  
removed simultaneously or after VPP. When  
programming an MXIC EPROM, a 0.1uF capacitor is  
required across VPP and ground to suppress spurious  
voltage transients which may damage the device.  
To activate this mode, the programming equipment  
mustforce12.0±0.5VonaddresslineA9ofthedevice.  
Two identifier bytes may then be sequenced from the  
device outputs by toggling address line A0 from VIL to  
VIH. All other address lines must be held at VIL during  
auto identify mode.  
FAST PROGRAMMING  
Thedeviceissetupinthefastprogrammingmodewhen  
the programming voltage VPP = 12.75V is applied, with  
VCC = 6.25 V and PGM = VIL(or OE = VIH) (Algorithm  
is shown in Figure 1). The programming is achieved by  
applying a single TTL low level 100us pulse to the PGM  
inputafteraddressesanddatalinearestable. Ifthedata  
is not verified, an additional pulse is applied for a  
maximum of 25 pulses. This process is repeated while  
sequencing through each address of the device. When  
the programming mode is completed, the data in all  
address is verified at VCC = VPP = 5V ±10%.  
Byte 0 ( A0 = VIL) represents the manufacturer code,  
andbyte1(A0=VIH),thedeviceidentifiercode. Forthe  
MX27C1100/1024, these two identifier bytes are given  
intheModeSelectTable. Allidentifiersformanufacturer  
and device codes will possess odd parity, with the MSB  
(Q15) defined as the parity bit.  
READ MODE  
The MX27C1100/1024 has two control functions, both  
ofwhichmustbelogicallysatisfiedinordertoobtaindata  
at the outputs. Chip Enable (CE) is the power control  
andshouldbeusedfordeviceselection. OutputEnable  
(OE) is the output control and should be used to gate  
datatotheoutputpins,independentofdeviceselection.  
Assuming that addresses are stable, address access  
time(tACC)isequaltothedelayfromCEtooutput(tCE).  
DataisavailableattheoutputstOEafterthefallingedge  
of OE's, assuming that CE has been LOW and  
addresses have been stable for at least tACC - t OE.  
PROGRAM INHIBIT MODE  
Programming of multiple MX27C1100/1024's in parallel  
with different data is also easily accomplished by using  
theProgramInhibitMode. ExceptforCEandOE,alllike  
inputs of the parallel MX27C1100/1024 may be  
common. A TTL low-level program pulse applied to an  
MX27C1100/1024 CE input with VPP = 12.5±0.5 V will  
program the MX27C1100/1024. A high-level CE input  
inhibits the other MX27C1100/1024s from being  
programmed.  
WORD-WIDE MODE  
PROGRAM VERIFY MODE  
With BYTE/VPP at VCC ±0.2V outputs Q0-7 present  
data Q0-7 and outputs Q8-15 present data Q8-15, after  
CE and OE are appropriately enabled.  
Verification should be performed on the programmed  
bits to determine that they were correctly programmed.  
TheverificationshouldbeperformedwithOEandCE at  
REV. 4.6, JAN. 14, 2003  
P/N: PM0156  
4

与27C024-70相关器件

型号 品牌 描述 获取价格 数据表
27C040 ATMEL 4-Megabit 512K x 8 OTP EPROM

获取价格

27C040 FAIRCHILD 4,194,304-Bit (512K x 8) High Performance CMOS EPROM

获取价格

27C040 NXP 4 MEG COMS EPROM(512K x 8)

获取价格

27C04A-15IL MICROCHIP 4K (512 x 8) CMOS EEPROM

获取价格

27C04A-15IP MICROCHIP 4K (512 x 8) CMOS EEPROM

获取价格

27C04A-15L MICROCHIP 4K (512 x 8) CMOS EEPROM

获取价格