5秒后页面跳转
捷配首页

Datasheet > 1210DD105KAT4A
1210DD105KAT4A PDF预览

1210DD105KAT4A

更新时间： 2024-01-01 00:04:04
品牌 Logo 应用领域
京瓷/艾维克斯 - KYOCERA AVX 电容器
页数 文件大小 规格书
4页 481K
描述
Ceramic Capacitor, Multilayer, Ceramic, 35V, 10% +Tol, 10% -Tol, X5R, 15% TC, 1uF, Surface Mount, 1210, CHIP

阅读下载

获取价格

1210DD105KAT4A 技术参数

是否Rohs认证： 符合生命周期：Active
包装说明：CHIPReach Compliance Code：compliant
ECCN代码：EAR99风险等级：5.61
电容：1 µF电容器类型：CERAMIC CAPACITOR
介电材料：CERAMIC高度：2.29 mm
JESD-609代码：e3长度：3.2 mm
安装特点：SURFACE MOUNT多层：Yes
负容差：10%端子数量：2
最高工作温度：85 °C最低工作温度：-55 °C
封装形式：SMT包装方法：TR, Embossed, 13 Inch
极性：NON-POLARIZED正容差：10%
额定（直流）电压（URdc）：35 V尺寸代码：1210
表面贴装：YES温度特性代码：X5R
温度系数：15% ppm/ °C端子面层：Matte Tin (Sn) - with Nickel (Ni) barrier
端子形状：WRAPAROUND宽度：2.5 mm
Base Number Matches：1

1210DD105KAT4A 数据手册

 浏览型号1210DD105KAT4A的Datasheet PDF文件第1页浏览型号1210DD105KAT4A的Datasheet PDF文件第3页浏览型号1210DD105KAT4A的Datasheet PDF文件第4页 
X5R Dielectric  
Specifications and Test Methods  
Parameter/Test  
Operating Temperature Range  
Capacitance  
X5R Specification Limits  
-55ºC to +85ºC  
Withinꢀspecifiedꢀtolerance  
Measuring Conditions  
Temperature Cycle Chamber  
Freq.:ꢀ1.0ꢀkHzꢀ±ꢀ10%ꢀ  
Voltage: 1.0Vrms ± .2V  
ForꢀCapꢀ>ꢀ10ꢀµF,ꢀ0.5Vrmsꢀ@ꢀ120Hz  
≤ꢀ2.5%ꢀforꢀ≥ꢀ50VꢀDCꢀrating  
≤ꢀ12.5%ꢀforꢀ25V,ꢀ35VꢀDCꢀrating  
≤ꢀ12.5%ꢀMax.ꢀforꢀ16VꢀDCꢀratingꢀandꢀlower  
ContactꢀFactoryꢀforꢀDFꢀbyꢀPN  
Dissipation Factor  
10,000MΩꢀorꢀ500MΩꢀ-ꢀµF,  
Charge device with rated voltage for 120 ± 5  
Insulation Resistance  
Dielectric Strength  
whichever is less  
secsꢀ@ꢀroomꢀtemp/humidity  
Charge device with 250% of rated voltage for 1-5  
seconds,ꢀw/chargeꢀandꢀdischargeꢀcurrentꢀlimitedꢀ  
to 50 mA (max)  
Noꢀbreakdownꢀorꢀvisualꢀdefects  
Appearance  
Capacitance  
Variation  
No defects  
Deflection:ꢀ2mm  
Test Time: 30 seconds  
≤ꢀ±12%  
Resistance to  
Flexure  
Stresses  
Dissipation  
Factor  
Meets Initial Values (As Above)  
Insulation  
Resistance  
≥ꢀInitialꢀValueꢀxꢀ0.3  
≥ꢀ95%ꢀofꢀeachꢀterminalꢀshouldꢀbeꢀcoveredꢀwithꢀ  
Dip device in eutectic solder at 230 ± 5ºC for 5.0  
± 0.5 seconds  
Solderability  
fresh solder  
Appearance  
Noꢀdefects,ꢀ<25%ꢀleachingꢀofꢀeitherꢀendꢀterminal  
≤ꢀ±7.5%  
Capacitance  
Variation  
Dissipation  
Dip device in eutectic solder at 260ºC for  
60seconds. Store at room temperature for 24 ±  
2hours before measuring electrical properties.  
Resistance to  
Solder Heat  
Meets Initial Values (As Above)  
Meets Initial Values (As Above)  
Factor  
Insulation  
Resistance  
Dielectric  
Strength  
Appearance  
Meets Initial Values (As Above)  
No visual defects  
≤ꢀ±7.5%  
Step 1: -55ºC ± 2º  
30 ± 3 minutes  
Capacitance  
Variation  
Step 2: Room Temp  
≤ꢀ3ꢀminutes  
Dissipation  
Meets Initial Values (As Above)  
Meets Initial Values (As Above)  
Step 3: +85ºC ± 2º  
Step 4: Room Temp  
30 ± 3 minutes  
Thermal Shock  
Factor  
Insulation  
Resistance  
≤ꢀ3ꢀminutes  
Dielectric  
Strength  
Appearance  
Capacitance  
Variation  
Repeat for 5 cycles and measure after 24 ± 2  
hours at room temperature  
Meets Initial Values (As Above)  
No visual defects  
Charge device with 1.5X rated voltage in test  
chamber set at 85ºC ± 2ºC for 1000 hours  
(+48,ꢀ-0).  
≤ꢀ±12.5%  
Dissipation  
≤ꢀInitialꢀValueꢀxꢀ2.0ꢀ(SeeꢀAbove)  
≥ꢀInitialꢀValueꢀxꢀ0.3ꢀ(SeeꢀAbove)  
Note:ꢀContactꢀfactoryꢀforꢀ*optionalꢀspecificationꢀ  
partꢀnumbersꢀthatꢀareꢀtestedꢀatꢀ<ꢀ1.5Xꢀratedꢀ  
voltage.  
Factor  
Load Life  
Insulation  
Resistance  
Removeꢀfromꢀtestꢀchamberꢀandꢀstabilizeꢀatꢀroomꢀ  
Dielectric  
Strength  
Meets Initial Values (As Above)  
temperature for 24 ± 2 hours  
Appearance  
No visual defects  
Capacitance  
Variation  
≤ꢀ±12.5%  
Store in a test chamber set at 85ºC ± 2ºC/ 85% ±  
5%ꢀrelativeꢀhumidityꢀforꢀ1000ꢀhoursꢀ(+48,ꢀ-0)ꢀwithꢀ  
rated voltage applied.  
Dissipation  
Factor  
≤ꢀInitialꢀValueꢀxꢀ2.0ꢀ(SeeꢀAbove)  
≥ꢀInitialꢀValueꢀxꢀ0.3ꢀ(SeeꢀAbove)  
Meets Initial Values (As Above)  
Load  
Humidity  
Removeꢀfromꢀchamberꢀandꢀstabilizeꢀatꢀroomꢀ  
temperature and humidity for  
Insulation  
Resistance  
24 ± 2 hours before measuring.  
Dielectric  
Strength  
The Important Information/Disclaimer is incorporated in the catalog where these specifications came from or  
available online at www.avx.com/disclaimer/ by reference and should be reviewed in full before placing any order.  
26  
042418  
1234

下载PDF

与1210DD105KAT4A相关器件

型号 品牌 描述 获取价格 数据表
1210DD105MAT2A KYOCERA AVX Capacitor, Ceramic, Chip, General Purpose, 1u

获取价格
1210DD105MAT4A KYOCERA AVX X5R MLCC

获取价格
1210DD106KAT2A KYOCERA AVX X5R MLCC

获取价格
1210DD106KAT4A KYOCERA AVX X5R MLCC

获取价格
1210DD106MAT2A KYOCERA AVX Capacitor, Ceramic, Chip, General Purpose, 10

获取价格
1210DD106MAT4A KYOCERA AVX X5R MLCC

获取价格

与1210DD105KAT4A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证