ZL50057/8
12 K-Channel Digital Switch with High Jitter
Tolerance, Per Stream Rate Conversion (2, 4, 8,
16, or 32 Mbps), and 48 Inputs and 48 Outputs
Data Sheet
January 2006
Features
•
12,288-channel x 12,288-channel non-blocking
Ordering Information
unidirectional switching.The Backplane and Local
inputs and outputs can be combined to form a
non-blocking switching matrix with 48 input
streams and 48 output streams
ZL50057GAC
ZL50058GAC
272-Ball PBGA
256 Ball PBGA
Trays
Trays
Trays
ZL50058GAG2 256 Ball PBGA**
**Pb Free Tin/Silver/Copper
•
•
•
•
•
8,192-channel x 4,096-channel non-blocking
Backplane input to Local output stream switch
-40°C to +85°C
4,096-channel x 8,192-channel non-blocking
Local input to Backplane output stream switch
8,192-channel x 8,192-channel non-blocking
Backplane input to Backplane output switch
4.096 Mbps, 8.192 Mbps or 16.384 Mbps in any
combination, or a fixed allocation of 8 input and 8
output streams at 32.768 Mbps
•
•
Exceptional input clock jitter tolerance (17 ns for
16 Mbps or lower data rates, 14 ns for 32 Mbps)
4,096-channel x 4,096-channel non-blocking
Local input to Local output stream switch
Per-stream channel and bit delay for Local and
Backplane input streams
Rate conversion on all data paths, Backplane-to-
Local, Local-to-Backplane, Backplane-to-
Backplane and Local-to-Local streams
Backplane port accepts 32 input and 32 output
ST-BUS streams with data rates of 2.048 Mbps,
4.096 Mbps, 8.192 Mbps or 16.384 Mbps in any
combination, or a fixed allocation of 16 input and
16 output streams at 32.768 Mbps
•
•
•
•
Per-stream advancement for Local and
Backplane output streams
•
•
Constant 2-frame throughput delay for frame
integrity
Per-channel high impedance output control for
Local and Backplane streams
Local port accepts 16 input and 16 output ST-
BUS streams with data rates of 2.048 Mbps,
Per-channel driven-high output control for Local
and Backplane streams
V
V
V
SS (GND)
DD_IO
DD_CORE
RESET
ODE
Backplane Data Memories
(8,192 channels)
Local
BSTi0-31
LSTi0-15
LSTo0-15
Interface
Backplane
Connection Memory
(8,192 locations)
Local
Backplane
Interface
Local
Interface
Connection Memory
(4,096 locations)
BSTo0-31
BCST0-3
BORS
LCST0-1
LORS
Local Data Memories
(4,096 channels)
FP8o
FP16o
C8o
Input
Output
Timing
Unit
FP8i
C8i
Timing Unit
C16o
Microprocessor Interface
and Internal Registers
PLL
Test Port
V
TMS TDi TDo TCK TRST
D15-0
A14-0
DS CS R/W
DD_PLL
DTA
Figure 1 - ZL50057/8 Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.