5秒后页面跳转
ZL50023QCC PDF预览

ZL50023QCC

更新时间: 2024-11-26 21:55:27
品牌 Logo 应用领域
加拿大卓联 - ZARLINK 开关电信集成电路
页数 文件大小 规格书
80页 1286K
描述
Enhanced 4 K Digital Switch

ZL50023QCC 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:LFQFP, QFP256,1.2SQ,16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.78
JESD-30 代码:S-PQFP-G256JESD-609代码:e0
长度:28 mm湿度敏感等级:3
功能数量:1端子数量:256
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP256,1.2SQ,16封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):225
电源:1.8,3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Other Telecom ICs
标称供电电压:1.8 V表面贴装:YES
技术:CMOS电信集成电路类型:DIGITAL TIME SWITCH
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.4 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:28 mmBase Number Matches:1

ZL50023QCC 数据手册

 浏览型号ZL50023QCC的Datasheet PDF文件第2页浏览型号ZL50023QCC的Datasheet PDF文件第3页浏览型号ZL50023QCC的Datasheet PDF文件第4页浏览型号ZL50023QCC的Datasheet PDF文件第5页浏览型号ZL50023QCC的Datasheet PDF文件第6页浏览型号ZL50023QCC的Datasheet PDF文件第7页 
ZL50023  
Enhanced 4 K Digital Switch  
Data Sheet  
October 2004  
Features  
4096 channel x 4096 channel non-blocking digital  
Ordering Information  
Time Division Multiplex (TDM) switch at  
8.192 Mbps and 16.384 Mbps or using a  
combination of ports running at 2.048 Mbps,  
4.096 Mbps, 8.192 Mbps and 16.384 Mbps  
ZL50023GAC 256-ball PBGA  
ZL50023QCC 256-lead LQFP  
32 serial TDM input, 32 serial TDM output  
streams  
-40°C to +85°C  
Output streams can be configured as bi-  
directional for connection to backplanes  
Exceptional input clock cycle to cycle variation  
tolerance (20 ns for all rates)  
Per-stream output bit and fractional bit  
advancement  
Per-channel ITU-T G.711 PCM A-Law/µ-Law  
Translation  
Per-stream input and output data rate conversion  
selection at 2.048 Mbps, 4.096 Mbps 8.192 Mbps  
or 16.384 Mbps. Input and output data rates can  
differ  
Four frame pulse and four reference clock outputs  
Three programmable delayed frame pulse outputs  
Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz  
Input frame pulses: 61 ns, 122 ns, 244 ns  
Per-stream high impedance control outputs  
(STOHZ) for 16 output streams  
Per-channel constant or variable throughput delay  
for frame integrity and low latency applications  
Per-stream input bit delay with flexible sampling  
point selection  
VDD_COREA  
VDD_IOA  
RESET  
VDD_CORE  
VDD_IO  
VSS  
ODE  
P/S Converter  
STio[31:0]  
S/P Converter  
Input Timing  
Data Memory  
STi[31:0]  
FPi  
CKi  
Output HiZ  
Control  
STOHZ[15:0]  
MODE_4M0  
MODE_4M1  
Connection Memory  
FPo[3:0]  
CKo[3:0]  
Output Timing  
Test Port  
FPo_OFF[2:0]  
Internal Registers &  
Microprocessor Interface  
Figure 1 - ZL50023 Functional Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2004, Zarlink Semiconductor Inc. All Rights Reserved.  

与ZL50023QCC相关器件

型号 品牌 获取价格 描述 数据表
ZL50030 ZARLINK

获取价格

Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 1 K x 1 K Local Switch
ZL50030_06 ZARLINK

获取价格

Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 1 K x 1 K Local Switch
ZL50030GAC ZARLINK

获取价格

Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 1 K x 1 K Local Switch
ZL50030GAG2 ZARLINK

获取价格

Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 1 K x 1 K Local Switch
ZL50031 ZARLINK

获取价格

Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 2 K x 2 K Local Switch
ZL50031QEG1 ZARLINK

获取价格

Flexible 4 K x 2 K Channel Digital Switch with H.110 Interface and 2 K x 2 K Local Switch
ZL50050 ZARLINK

获取价格

8 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8
ZL50050GAC ZARLINK

获取价格

8 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8
ZL50050GAG2 ZARLINK

获取价格

8 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8
ZL50051 ZARLINK

获取价格

8 K Channel Digital Switch with High Jitter Tolerance, Single Rate (8 or 16 Mbps), and 64