5秒后页面跳转
ZL50010/QCC PDF预览

ZL50010/QCC

更新时间: 2024-10-14 12:18:11
品牌 Logo 应用领域
加拿大卓联 - ZARLINK /
页数 文件大小 规格书
86页 712K
描述
Flexible 512 Channel DX with Enhanced DPLL

ZL50010/QCC 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:LFQFP, QFP160,1.0SQ,20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.67
JESD-30 代码:S-PQFP-G160JESD-609代码:e0
长度:24 mm湿度敏感等级:3
功能数量:1端子数量:160
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP160,1.0SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):225
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Other Telecom ICs
最大压摆率:0.25 mA标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:DIGITAL TIME SWITCH
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:24 mmBase Number Matches:1

ZL50010/QCC 数据手册

 浏览型号ZL50010/QCC的Datasheet PDF文件第2页浏览型号ZL50010/QCC的Datasheet PDF文件第3页浏览型号ZL50010/QCC的Datasheet PDF文件第4页浏览型号ZL50010/QCC的Datasheet PDF文件第5页浏览型号ZL50010/QCC的Datasheet PDF文件第6页浏览型号ZL50010/QCC的Datasheet PDF文件第7页 
ZL50010  
Flexible 512 Channel DX with Enhanced  
DPLL  
Data Sheet  
July 2004  
Features  
512 channel x 512 channel non-blocking switch  
at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps  
operation  
Rate conversion between the ST-BUS inputs and  
ST-BUS outputs  
Integrated Digital Phase-Locked Loop (DPLL)  
meets Telcordia GR-1244-CORE Stratum 4  
enhanced specifications  
DPLL provides automatic reference switching,  
jitter attenuation, holdover and free run functions  
Per-stream ST-BUS input with data rate selection  
of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps  
Per-stream ST-BUS output with data rate  
selection of 2.048 Mbps, 4.096 Mbps or  
8.192 Mbps; the output data rate can be different  
than the input data rate  
Ordering Information  
ZL50010/QCC 160 Pin LQFP  
ZL50010/GDC 144 Ball LBGA  
-40°C to +85°C  
Per-stream output channel and output bit delay  
programming with fractional bit advancement  
Multiple frame pulse outputs and reference clock  
outputs  
Per-channel constant throughput delay  
Per-channel high impedance output control  
Per-channel message mode  
Per-channel Pseudo Random Bit Sequence  
(PRBS) pattern generation and bit error detection  
Per-stream high impedance control output for  
every ST-BUS output with fractional bit  
advancement  
Per-stream input channel and input bit delay  
programming with fractional bit delay  
Control interface compatible to Motorola non-  
multiplexed CPUs  
Connection memory block programming  
capability  
IEEE-1149.1 (JTAG) test port  
3.3 V I/O with 5 V tolerant input  
V
V
SS  
DD  
RESET  
ODE  
STo0-15  
STi0-15  
S/P Converter  
Input Timing  
Data Memory  
P/S Converter  
Output HiZ Control  
FPi  
CKi  
STOHZ0-15  
Connection Memory  
FPo0  
CKo0  
FPo1  
PRI_REF  
SEC_REF  
Microprocessor  
Output Timing  
Test Port  
Interface  
and  
Internal  
DPLL  
CKo1  
FPo2  
Registers  
CKo2  
IC0 - 4  
CLKBYPS  
OSC  
APLL  
Figure 1 - ZL50010 Functional Block Diagram  
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,  
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2003-2004, Zarlink Semiconductor Inc. All Rights Reserved.  

与ZL50010/QCC相关器件

型号 品牌 获取价格 描述 数据表
ZL50010_06 ZARLINK

获取价格

Flexible 512 Channel DX with Enhanced DPLL
ZL50010GDC ZARLINK

获取价格

Flexible 512 Channel DX with Enhanced DPLL
ZL50010GDG2 ZARLINK

获取价格

Flexible 512 Channel DX with Enhanced DPLL
ZL50010QCC ZARLINK

获取价格

Flexible 512 Channel DX with Enhanced DPLL
ZL50010QCG1 ZARLINK

获取价格

Flexible 512 Channel DX with Enhanced DPLL
ZL50011 ZARLINK

获取价格

Flexible 512 Channel DX with on-chip DPLL
ZL50011/GDC ZARLINK

获取价格

Flexible 512 Channel DX with on-chip DPLL
ZL50011/QCC ZARLINK

获取价格

Flexible 512 Channel DX with on-chip DPLL
ZL50011_06 ZARLINK

获取价格

Flexible 512 Channel DX with on-chip DPLL
ZL50011GDC ZARLINK

获取价格

Flexible 512 Channel DX with on-chip DPLL