5秒后页面跳转
ZL30415GGG2 PDF预览

ZL30415GGG2

更新时间: 2024-11-19 03:08:35
品牌 Logo 应用领域
加拿大卓联 - ZARLINK ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式时钟
页数 文件大小 规格书
23页 405K
描述
SONET/SDH Clock Multiplier PLL

ZL30415GGG2 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:LFBGA,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.82
Is Samacsys:N应用程序:SONET;SDH
JESD-30 代码:S-PBGA-B64长度:8 mm
功能数量:1端子数量:64
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
座面最大高度:1.41 mm标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT
温度等级:INDUSTRIAL端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8 mm
Base Number Matches:1

ZL30415GGG2 数据手册

 浏览型号ZL30415GGG2的Datasheet PDF文件第2页浏览型号ZL30415GGG2的Datasheet PDF文件第3页浏览型号ZL30415GGG2的Datasheet PDF文件第4页浏览型号ZL30415GGG2的Datasheet PDF文件第5页浏览型号ZL30415GGG2的Datasheet PDF文件第6页浏览型号ZL30415GGG2的Datasheet PDF文件第7页 
ZL30415  
SONET/SDH Clock Multiplier PLL  
Data Sheet  
September 2006  
Features  
Meets jitter requirements of Telcordia GR-253-  
Ordering Information  
CORE for OC-12, OC-3, and OC-1 rates  
ZL30415GGC 64 Ball CABGA Trays  
ZL30415GGF 64 Ball CABGA Tape & Reel,  
Bake & Drypack  
Meets jitter requirements of ITU-T G.813 for STM-  
4, and STM-1 rates  
Provides one differential LVPECL output clock  
selectable to 19.44 MHz, 38.88 MHz, 77.76 MHz,  
155.52 MHz, or 622.08 MHz  
ZL30415GGG2 64 Ball CABGA** Trays, Bake & Drypack  
ZL30415GGF2 64 Ball CABGA** Tape & Reel,  
Bake & Drypack  
**Pb Free Tin/Silver/Copper  
-40°C to +85°C  
Provides a single-ended CMOS output clock at  
19.44 MHz  
Description  
The ZL30415 is an analog phase-locked loop (APLL)  
designed to provide jitter attenuation and rate  
conversion for SDH (Synchronous Digital Hierarchy)  
and SONET (Synchronous Optical Network)  
networking equipment. The ZL30415 generates low  
jitter output clocks that meet the jitter requirements of  
Telcordia GR-253-CORE OC-12, OC-3, OC-1 rates  
and ITU-T G.813 STM-4 and STM-1 rates.  
Accepts a single-ended CMOS reference at  
19.44 MHz or a differential LVDS, LVPECL, or  
CML reference at 19.44 MHz or 77.76 MHz  
Provides a LOCK indication  
3.3 V supply  
Applications  
The ZL30415 accepts a CMOS compatible reference  
at 19.44 MHz or a differential LVDS, LVPECL, or CML  
reference at 19.44 MHz or 77.76 MHz and generates a  
differential LVPECL output clock selectable to  
19.44 MHz, 38.88 MHz, 77.76 MHz, 155.52 MHz, or  
622.08 MHz, and a single-ended CMOS clock at  
19.44 MHz. The ZL30415 provides a lock indication.  
SONET/SDH line cards  
LPF  
REF_SEL  
FS3 FS2 FS1  
C19o, C38o, C77o,  
C155o, C622o,  
LVPECL output  
C19i  
Frequency  
& Phase  
Detector  
Loop  
Filter  
VCO  
Reference  
Selection  
MUX  
OC-CLKoP/N  
C19o  
Frequency  
Dividers  
and  
REFinP/N  
19.44 MHz and 77.76 MHz  
Clock  
Drivers  
Reference  
and  
C19i or C77i  
State  
Machine  
CML, LVDS,  
Bias Circuit  
LVPECL input  
REF_FREQ  
LOCK  
BIAS  
VCC GND VDD  
C19oEN  
03  
Figure 1 - Functional Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2003-2006, Zarlink Semiconductor Inc. All Rights Reserved.  

与ZL30415GGG2相关器件

型号 品牌 获取价格 描述 数据表
ZL30416 ZARLINK

获取价格

SONET/SDH Clock Multiplier PLL
ZL30416_06 ZARLINK

获取价格

SONET/SDH Clock Multiplier PLL
ZL30416GGG ZARLINK

获取价格

SONET/SDH Clock Multiplier PLL
ZL30416GGG2 ZARLINK

获取价格

SONET/SDH Clock Multiplier PLL
ZL30461 ZARLINK

获取价格

COMPACT STRATUM 3 TIMING MODULE
ZL30461MGG ZARLINK

获取价格

COMPACT STRATUM 3 TIMING MODULE
ZL30462 ZARLINK

获取价格

Vibratto-S DVD Processor Product Brief
ZL30462/MCG ZARLINK

获取价格

暂无描述
ZL30462MCF ZARLINK

获取价格

Vibratto-S DVD Processor Product Brief
ZL30621 MICROCHIP

获取价格

The ZL30621 is a?fully compliant SEC (G.813) and EEC (G.8262) single channel Network Synch