Datasheet > ZL30406_06

ZL30406_06

更新时间： 2024-01-09 22:38:07

品牌	Logo	应用领域
加拿大卓联 - ZARLINK		时钟
页数	文件大小	规格书
21页	249K
描述
SONET/SDH Clock Multiplier PLL

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ZL30406_06 数据手册

ZL30406

SONET/SDH Clock Multiplier PLL

Data Sheet

March 2006

Features

•

Meets jitter requirements of Telcordia GR-253-

CORE for OC-48, OC-12, and OC-3 rates

Ordering Information

ZL30406QGC

ZL30406QGG1

64 Pin TQFP

Trays

Meets jitter requirements of ITU-T G.813 for STM-

16, STM-4 and STM-1 rates

64 Pin TQFP* Trays, Bake & Drypack

*Pb Free Matte Tin

Provides four LVPECL differential output clocks at

77.76 MHz

-40°C to +85°C

Description

Provides a CML differential clock programmable

to 19.44 MHz, 38.88 MHz, 77.76 MHz and

155.52 MHz

The ZL30406 is an analog phase-locked loop (APLL)

designed to provide rate conversion and jitter

attenuation for SDH (Synchronous Digital Hierarchy)

and SONET (Synchronous Optical Network)

networking equipment. The ZL30406 generates very

low jitter clocks that meet the jitter requirements of

Telcordia GR-253-CORE OC-48, OC-12, OC-3, OC-1

rates and ITU-T G.813 STM-16, STM-4 and STM-1

rates.

•

Provides a single-ended CMOS clock at

19.44 MHz

•

Provides enable/disable control of output clocks

Accepts a CMOS reference at 19.44 MHz

3.3 V supply

Applications

The ZL30406 accepts a CMOS compatible reference

at 19.44 MHz and generates four LVPECL differential

output clocks at 77.76 MHz, a CML differential

clock programmable to 19.44 MHz, 38.88 MHz,

77.76 MHz and 155.52 MHz and a single-ended

CMOS clock at 19.44 MHz. The output clocks can

be individually enabled or disabled.

•

SONET/SDH line cards

Network Element timing cards

C77oEN-A

C77oEN-B

LPF

C77o,C155o

C19o, C38o,

OC-CLKoEN

CML-P/N outputs

OC-CLKoP/N

Output

C19i

Frequency

& Phase

Detector

C77oP/N-A

C77oP/N-B

C77oP/N-C

C77oP/N-D

C19o

Loop

Filter

VCO

Interface

Circuit

19.44MHz

Reference &

Bias circuit

BIAS

C19oEN

C77oEN-C

C77oEN-D

FS1-2

VDD GND VCC

Figure 1 - Functional Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

12 3 4 5 6 7...21

中文翻译

下载PDF

与ZL30406_06相关器件

型号	品牌	获取价格	描述	数据表
ZL30406QGC	ZARLINK	获取价格	SONET/SDH Clock Multiplier PLL
ZL30406QGC1	ZARLINK	获取价格	SONET/SDH Clock Multiplier PLL
ZL30406QGG1	ZARLINK	获取价格	SONET/SDH Clock Multiplier PLL
ZL30407	ZARLINK	获取价格	SONET/SDH Clock Multiplier PLL
ZL30407/QCC	MICROSEMI	获取价格	ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80, 14 X 14 MM, 1.40 MM HEIGHT, LQFP-80
ZL30407_06	ZARLINK	获取价格	SONET/SDH Network Element PLL
ZL30407QCC	ZARLINK	获取价格	SONET/SDH Network Element PLL
ZL30407QCC1	ZARLINK	获取价格	SONET/SDH Network Element PLL
ZL30407QCG1	ZARLINK	获取价格	SONET/SDH Network Element PLL
ZL30409	ZARLINK	获取价格	T1/E1 System Synchronizer with Stratum 3 Holdover