Datasheet > ZL30122

ZL30122

更新时间： 2023-12-06 20:11:59

品牌	Logo	应用领域
美国微芯 - MICROCHIP		/
页数	文件大小	规格书
23页	259K
描述
The ZL30122 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing an

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ZL30122 数据手册

ZL30122

SONET/SDH

Low Jitter Line Card Synchronizer

Data Sheet

May 2006

Features

Ordering Information

•

Synchronizes with standard telecom system

ZL30122GGG

64 Pin CABGA

Trays

references and synthesizes a wide variety of

protected telecom line interface clocks that are

compliant with Telcordia GR-253-CORE and ITU-T

G.813

ZL30122GGG2 64 Pin CABGA*

*Pb Free Tin/Silver/Copper

-40^oC to +85^oC

•

Internal APLL provides standard output clock

frequencies up to 622.08 MHz with jitter < 3 ps

RMS suitable for GR-253-CORE OC-12 and G.813

STM-16 interfaces

•

Provides 3 sync inputs for output frame pulse

alignment

Generates several styles of output frame pulses

with selectable pulse width, polarity, and frequency

•

Programmable output synthesizer generates clock

frequencies from any multiple of 8 kHz up to

77.76 MHz in addition to 2 kHz

Configurable input to output delay, and output to

output phase alignment

Digital Phase Locked-Loop (DPLL) provides all the

features necessary for generating SONET/SDH

compliant clocks including automatic hitless

reference switching, automatic mode selection

(locked, free-run, holdover), and selectable loop

bandwidth

Flexible input reference monitoring automatically

disqualifies references based on frequency and

phase irregularities

•

Supports IEEE 1149.1 JTAG Boundary Scan

•

Provides 3 reference inputs which support clock

frequencies with any multiples of 8 kHz up to

77.76 MHz in addition to 2 kHz

dpll_holdover

dpll_lock

diff_en

trst_b tck tdi tms tdo

osco

osci

Master

Clock

IEEE 1449.1

JTAG

ref0

ref1

ref2

ref2:0

ref

diff_clk_p/n

SONET/SDH

sdh_clk

sdh_fp

APLL

DPLL

p_clk

p_fp

Programmable

Synthesizer

sync0

sync1

sync2

sync2:0

sync

ref_&_sync_status

Reference

Monitors

Controller &

State Machine

int_b

SPI Interface

sdh_filter filter_ref0 filter_ref1

sck

so cs_b

rst_b

dpll_mod_sel

Figure 1 - Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

12 3 4 5 6 7...23

中文翻译

下载PDF

与ZL30122相关器件

型号	品牌	获取价格	描述	数据表
ZL30122GGG	ZARLINK	获取价格	SONET/SDH Low Jitter Line Card Synchronizer
ZL30122GGG2	ZARLINK	获取价格	SONET/SDH Low Jitter Line Card Synchronizer
ZL30123	ZARLINK	获取价格	Low Jitter Line Card Synchronizer
ZL30123	MICROCHIP	获取价格	The ZL30123 SONET/SDH Line Card Synchronizer is a highly integrated device that provides t
ZL30123GGG	ZARLINK	获取价格	Low Jitter Line Card Synchronizer
ZL30123GGG2	ZARLINK	获取价格	Low Jitter Line Card Synchronizer
ZL30130	MICROCHIP	获取价格	The ZL30130 SONET/SDH/GbE Stratum 2/3E/3 System Synchronizer and SETS device is a highly i
ZL30131	ZARLINK	获取价格	OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer
ZL30131	MICROCHIP	获取价格	The ZL30131 OC-192/STM-64 PDH/SONET/SDH/10GbE Network Interface Synchronizer is a highly i
ZL30131GGG	ZARLINK	获取价格	OC-192/STM-64 SONET/SDH/10GbE Network Interface Synchronizer

与ZL30122相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

3
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

3
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

3
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

3

产品中心

服务支持

精选活动

关于我们

帮助中心

ZL30122

ZL30122 数据手册

与ZL30122相关器件

与ZL30122相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ZL30122

ZL30122 数据手册

与ZL30122相关器件

与ZL30122相关文章

您还可以找

您在本页遇到什么问题？