Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> ZL30119

ZL30119

更新时间： 2024-11-02 03:08:35

品牌	Logo	应用领域
加拿大卓联 - ZARLINK		/
页数	文件大小	规格书
27页	289K
描述
Low Jitter Line Card Synchronizer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ZL30119 数据手册

ZL30119

SONET/SDH

Low Jitter Line Card Synchronizer

Data Sheet

December 2005

A full Design Manual is available to qualified customers.

Ordering Information

please

send

ZL30119GGG

100 Pin CABGA

Trays

TimingandSync@Zarlink.com.

ZL30119GGG2 100 Pin CABGA*

*Pb Free Tin/Silver/Copper

Features

-40^oC to +85^oC

•

Synchronizes with standard telecom system

references and synthesizes a wide variety of

protected telecom line interface clocks that are

•

DPLL2 provides a comprehensive set of features

for generating derived output clocks and other

general purpose clocks

Provides 8 reference inputs which support clock

frequencies with any multiples of 8 kHz up to

77.76 MHz in addition to 2 kHz

compliant with Telcordia GR-253-CORE and ITU-T

G.813

•

Internal APLL provides standard output clock

frequencies from 6.48 MHz up to 622.08 MHz with

jitter less than 1 ps RMS for OC-48/STM-16

interfaces

Programmable output synthesizers (P0, P1)

generate clock frequencies from any multiple of

8 kHz up to 77.76 MHz in addition to 2 kHz

•

Provides 3 sync inputs for output frame pulse

alignment

Generates several styles of output frame pulses

with selectable pulse width, polarity, and frequency

•

Provides two DPLLs which are independently

Configurable input to output delay, and output to

configurable through a serial peripheral interface

output phase alignment

DPLL1 provides all the features necessary for

generating SONET/SDH compliant clocks including

automatic hitless reference switching, automatic

mode selection (locked, free-run, holdover), and

selectable loop bandwidth

Flexible input reference monitoring automatically

disqualifies references based on frequency and

phase irregularities

Supports IEEE 1149.1 JTAG Boundary Scan

•

dpll2_ref

dpll1_holdover diff0_en diff1_en

trst_b tck tdi tms tdo

dpll1_hs_en

dpll1_lock

p0_clk0

p0_clk1

p0_fp0

p0_fp1

p1_clk0

p1_clk1

osco

osci

Master

Clock

IEEE 1449.1

JTAG

DPLL2

Synthesizer

ref

ref0

ref1

ref2

ref3

ref4

ref5

ref6

ref7

Synthesizer

ref7:0

diff0

diff1

sdh_clk0

sdh_clk1

sdh_fp0

sdh_fp1

SONET/SDH

APLL

DPLL1

sync0

sync1

sync2

sync2:0

sync

fb_clk

Feedback

fb_clk/fp

ref_&_sync_status

Reference

Monitors

Synthesizer

Controller &

int_b

SPI Interface

State Machine

sdh_filter filter_ref0 filter_ref1

sck

so cs_b

rst_b

dpll1_mod_sel1:0

Figure 1 - Block Diagram

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

12 3 4 5 6 7...27

中文翻译

下载PDF

与ZL30119相关器件

型号	品牌	获取价格	描述	数据表
ZL30119_06	ZARLINK	获取价格	SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119GGG	ZARLINK	获取价格	Low Jitter Line Card Synchronizer
ZL30119GGG2	ZARLINK	获取价格	Low Jitter Line Card Synchronizer
ZL30120	ZARLINK	获取价格	SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer
ZL30120	MICROCHIP	获取价格	The ZL30120 Multi-Rate Line Card Synchronizer is a highly integrated device that provides
ZL30120GGG	ZARLINK	获取价格	SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer
ZL30120GGG2	ZARLINK	获取价格	SONET/SDH/Ethernet Multi-Rate Line Card Synchronizer
ZL30121	ZARLINK	获取价格	SONET/SDH Low Jitter System Synchronizer
ZL30121	MICROCHIP	获取价格	The ZL30121 SONET/SDH System Synchronizer is a highly integrated device that provides the
ZL30121GGG	ZARLINK	获取价格	SONET/SDH Low Jitter System Synchronizer

与ZL30119相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

5
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

ZL30119

ZL30119 数据手册

与ZL30119相关器件

与ZL30119相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ZL30119

ZL30119 数据手册

与ZL30119相关器件

与ZL30119相关文章

您还可以找

您在本页遇到什么问题？