5秒后页面跳转
捷配首页

Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> ZL30116GGG2
ZL30116GGG2 PDF预览

ZL30116GGG2

更新时间： 2024-11-21 03:05:59
品牌 Logo 应用领域
加拿大卓联 - ZARLINK ATM集成电路SONET集成电路SDH集成电路电信电路异步传输模式
页数 文件大小 规格书
31页 583K
描述
SONET/SDH OC-48/OC-192 System Synchronizer

阅读下载

中文翻译

获取价格

ZL30116GGG2 技术参数

是否Rohs认证： 符合生命周期：Obsolete
包装说明：FBGA, BGA100,10X10,32Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.41
Is Samacsys：N应用程序：SONET;SDH
JESD-30 代码：S-PBGA-B100JESD-609代码：e1
长度：9 mm湿度敏感等级：1
功能数量：1端子数量：100
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：FBGA
封装等效代码：BGA100,10X10,32封装形状：SQUARE
封装形式：GRID ARRAY, FINE PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：1.8/3.3 V认证状态：Not Qualified
座面最大高度：1.72 mm子类别：Other Telecom ICs
标称供电电压：1.8 V表面贴装：YES
电信集成电路类型：ATM/SONET/SDH SUPPORT CIRCUIT温度等级：INDUSTRIAL
端子面层：TIN SILVER COPPER端子形式：BALL
端子节距：0.8 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：9 mm
Base Number Matches：1

ZL30116GGG2 数据手册

 浏览型号ZL30116GGG2的Datasheet PDF文件第2页浏览型号ZL30116GGG2的Datasheet PDF文件第3页浏览型号ZL30116GGG2的Datasheet PDF文件第4页浏览型号ZL30116GGG2的Datasheet PDF文件第5页浏览型号ZL30116GGG2的Datasheet PDF文件第6页浏览型号ZL30116GGG2的Datasheet PDF文件第7页 
ZL30116  
SONET/SDH  
OC-48/OC-192 System Synchronizer  
Data Sheet  
June 2006  
A full Design Manual is available to qualified customers.  
To  
register,  
please  
send  
an  
email  
to  
Ordering Information  
TimingandSync@Zarlink.com.  
ZL30116GGG  
100 Pin CABGA  
Trays  
Trays  
ZL30116GGG2 100 Pin CABGA*  
Features  
*Pb Free Tin/Silver/Copper  
•
Supports the requirements of Telcordia GR-253 and  
GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and  
the requirements of ITU-T G.781 SETS, G.813  
SEC, G.823, G.824 and G.825 clocks  
-40oC to +85oC  
•
Provides 8 reference inputs which support clock  
frequencies with any multiples of 8 kHz up to  
77.76 MHz in addition to 2 kHz  
•
•
Internal APLL provides standard output clock  
frequencies up to 622.08 MHz that meet jitter  
requirements for interfaces up to OC-192/STM-64  
Programmable output synthesizers generate clock  
frequencies from any multiple of 8 kHz up to  
77.76 MHz in addition to 2 kHz  
•
•
•
•
•
•
Supports master/slave configuration for  
AdvancedTCATM  
Configurable input to output delay and output to  
output phase alignment  
Optional external feedback path provides dynamic  
•
•
Provides two DPLLs which are independently  
configurable through a serial software interface  
input to output delay compensation  
DPLL1 provides all the features necessary for  
generating SONET/SDH compliant clocks including  
automatic hitless reference switching, automatic  
mode selection (locked, free-run, holdover),  
selectable loop bandwidth and pull-in range  
Provides 3 sync inputs for output frame pulse  
alignment  
Generates several styles of output frame pulses  
with selectable pulse width, polarity and frequency  
Flexible input reference monitoring automatically  
disqualifies references based on frequency and  
phase irregularities  
Supports IEEE 1149.1 JTAG Boundary Scan  
•
DPLL2 provides a comprehensive set of features  
necessary for generating derived output clocks and  
other general purpose clocks  
•
dpll2_ref  
dpll1_holdover diff0_en diff1_en  
trst_b tck tdi tms tdo  
dpll1_hs_en  
dpll1_lock  
p0_clk0  
p0_clk1  
p0_fp0  
p0_fp1  
p1_clk0  
p1_clk1  
osco  
osci  
Master  
Clock  
IEEE 1449.1  
JTAG  
P0  
DPLL2  
Synthesizer  
ref  
ref  
ref0  
ref1  
ref2  
ref3  
ref4  
ref5  
ref6  
ref7  
P1  
Synthesizer  
ref7:0  
diff0_p/n  
diff1_p/n  
sdh_clk0  
sdh_clk1  
sdh_fp0  
sdh_fp1  
SONET/SDH  
APLL  
DPLL1  
sync0  
sync1  
sync2  
sync2:0  
sync  
fb_clk  
Feedback  
fb_clk  
fb_fp  
ref_&_sync_status  
Reference  
Monitors  
Synthesizer  
ext_fb_fp  
ext_fb_clk  
Controller &  
int_b  
SPI Interface  
State Machine  
sdh_filter filter_ref0 filter_ref1  
sck  
si  
so cs_b  
rst_b slave_en dpll1_mod_sel1:0  
Figure 1 - Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2005-2006, Zarlink Semiconductor Inc. All Rights Reserved.  
1234567...31

中文翻译

下载PDF

与ZL30116GGG2相关器件

型号 品牌 获取价格 描述 数据表
ZL30116GGGV2 ZARLINK

获取价格

 		Support Circuit, 1-Func, PBGA100, 9 X 9 MM, 0.80 MM PITCH, CABGA-100
ZL30117 ZARLINK

获取价格

 		SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30117 MICROCHIP

获取价格

 		The ZL30117 SONET/SDH Line Card Synchronizer is a highly integrated device that provides t
ZL30117GGG ZARLINK

获取价格

 		SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30117GGG2 ZARLINK

获取价格

 		SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119 ZARLINK

获取价格

 		Low Jitter Line Card Synchronizer
ZL30119 MICROCHIP

获取价格

 		The ZL30119 SONET/SDH Line Card Synchronizer is a highly integrated device that provides t
ZL30119_06 ZARLINK

获取价格

 		SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30119GGG ZARLINK

获取价格

 		Low Jitter Line Card Synchronizer
ZL30119GGG2 ZARLINK

获取价格

 		Low Jitter Line Card Synchronizer

与ZL30116GGG2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证