5秒后页面跳转
ZL30111 PDF预览

ZL30111

更新时间: 2023-12-06 20:07:37
品牌 Logo 应用领域
美国微芯 - MICROCHIP /
页数 文件大小 规格书
21页 247K
描述
The ZL30111 POTS line card PLL contains a digital phase-locked loop (DPLL), which provides timing

ZL30111 数据手册

 浏览型号ZL30111的Datasheet PDF文件第2页浏览型号ZL30111的Datasheet PDF文件第3页浏览型号ZL30111的Datasheet PDF文件第4页浏览型号ZL30111的Datasheet PDF文件第5页浏览型号ZL30111的Datasheet PDF文件第6页浏览型号ZL30111的Datasheet PDF文件第7页 
ZL30111  
POTS Line Card PLL  
Data Sheet  
January 2007  
Features  
Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or  
Ordering Information  
64 Pin TQFP Trays, Bake & Drypack  
ZL30111QDG1 64 Pin TQFP* Trays, Bake & Drypack  
*Pb Free Matte Tin  
19.44 MHz input  
ZL30111QDG  
Provides a range of clock outputs: 2.048 MHz,  
4.096 MHz and 8.192 MHz  
Provides 2 styles of 8 kHz framing pulses  
-40°C to +85°C  
Automatic entry and exit from freerun mode on  
reference fail  
Provides DPLL lock and reference fail indication  
Applications  
Synchronizer for POTS line cards  
Rate convert NTR 8kHz or GPON physical  
interface clock to TDM clock  
DPLL bandwidth of 922 Hz for all rates of input  
reference and 58 Hz for an 8 kHz input reference  
Less than 0.6 nspp intrinsic jitter on all output clocks  
Description  
The ZL30111 POTS line card PLL contains a digital  
phase-locked loop (DPLL), which provides timing and  
synchronization for SLIC/CODEC devices.  
20 MHz external master clock source: clock  
oscillator or crystal  
Simple hardware control interface  
The ZL30111 generates TDM clock and framing  
signals that are phase locked to the input reference.  
It helps ensure system reliability by monitoring its  
reference for stability and by maintaining stable  
output clocks during short periods when the  
reference is unavailable.  
REF_FAIL  
LOCK  
C2o  
C4  
C8  
REF  
DPLL  
F4  
F8  
Reference  
Monitor  
Mode  
Control  
RST  
State Machine  
OSCi  
OSCo  
Master  
Clock  
Figure 1 - Functional Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2007, Zarlink Semiconductor Inc. All Rights Reserved.  

与ZL30111相关器件

型号 品牌 获取价格 描述 数据表
ZL30111QDG ZARLINK

获取价格

POTS Line Card PLL
ZL30111QDG1 ZARLINK

获取价格

POTS Line Card PLL
ZL30112 MICROCHIP

获取价格

The ZL30100 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which p
ZL30116 ZARLINK

获取价格

SONET/SDH OC-48/OC-192 System Synchronizer
ZL30116GGG ZARLINK

获取价格

SONET/SDH OC-48/OC-192 System Synchronizer
ZL30116GGG2 ZARLINK

获取价格

SONET/SDH OC-48/OC-192 System Synchronizer
ZL30116GGGV2 ZARLINK

获取价格

Support Circuit, 1-Func, PBGA100, 9 X 9 MM, 0.80 MM PITCH, CABGA-100
ZL30117 ZARLINK

获取价格

SONET/SDH OC-48/OC-192 Line Card Synchronizer
ZL30117 MICROCHIP

获取价格

The ZL30117 SONET/SDH Line Card Synchronizer is a highly integrated device that provides t
ZL30117GGG ZARLINK

获取价格

SONET/SDH OC-48/OC-192 Line Card Synchronizer