5秒后页面跳转
捷配首页

Datasheet > ZL30108LDG1
ZL30108LDG1 PDF预览

ZL30108LDG1

更新时间： 2024-11-02 15:58:55
品牌 Logo 应用领域
加拿大卓联 - ZARLINK 电信电信集成电路
页数 文件大小 规格书
57页 439K
描述
Support Circuit, 1-Func, CMOS, 5 X 5 MM, 0.90 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, MO-220, QFN-32

阅读下载

中文翻译

获取价格

ZL30108LDG1 技术参数

是否Rohs认证： 符合生命周期：Obsolete
包装说明：HVQCCN, LCC32,.2SQ,20Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.8
JESD-30 代码：S-XQCC-N32长度：5 mm
功能数量：1端子数量：32
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：UNSPECIFIED封装代码：HVQCCN
封装等效代码：LCC32,.2SQ,20封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE电源：1.8,3.3 V
认证状态：Not Qualified座面最大高度：1 mm
子类别：Other Telecom ICs最大压摆率：43 mA
标称供电电压：1.8 V表面贴装：YES
技术：CMOS电信集成电路类型：ATM/SONET/SDH SUPPORT CIRCUIT
温度等级：INDUSTRIAL端子形式：NO LEAD
端子节距：0.5 mm端子位置：QUAD
宽度：5 mmBase Number Matches：1

ZL30108LDG1 数据手册

 浏览型号ZL30108LDG1的Datasheet PDF文件第2页浏览型号ZL30108LDG1的Datasheet PDF文件第3页浏览型号ZL30108LDG1的Datasheet PDF文件第4页浏览型号ZL30108LDG1的Datasheet PDF文件第5页浏览型号ZL30108LDG1的Datasheet PDF文件第6页浏览型号ZL30108LDG1的Datasheet PDF文件第7页 
ZL30108  
SONET/SDH  
Network Interface DPLL  
Data Sheet  
May 2009  
Features  
Ordering Information  
•
Supports output wander and jitter generation  
specifications for GR-253-CORE OC-3 and G.813  
STM-1 SONET/SDH interfaces  
ZL30108LDA  
ZL30108LDG1  
32 Pin QFN  
32 Pin QFN* Trays, Bake & Drypack  
*Pb Free Matte Tin  
Tubes, Bake & Drypack  
•
Accepts two input references and synchronizes to  
any combination of 2 kHz, 8 kHz, 1.544 MHz,  
2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz  
inputs  
-40°C to +85°C  
Applications  
•
•
Provides a 19.44 MHz (SONET/SDH) clock output  
•
Line card synchronization for SONET/SDH  
systems  
Provides an 8 kHz framing pulse and a 2 kHz  
multi-frame pulse  
Description  
•
•
•
Provides automatic entry into Holdover and return  
from Holdover  
The ZL30108 SONET/SDH network interface digital  
phase-locked loop (DPLL) provides timing and  
synchronization for SONET/SDH network interface  
cards.  
Hitless reference switching between any  
combination of valid input reference frequencies  
Provides lock and accurate reference fail  
indication  
The ZL30108 generates a SONET/SDH clock and  
framing signals that are phase locked to one of two  
backplane or network references. It helps ensure  
system reliability by monitoring its references for  
frequency accuracy and stability and by maintaining  
tight phase alignment between the input reference  
clock and clock outputs.  
•
•
Loop filter bandwidth of 29 Hz or 14 Hz  
Less than 24 psrms intrinsic jitter on the 19.44 MHz  
output clock, compliant with GR-253-CORE OC-3  
and G.813 STM-1 specifications  
•
•
•
Less than 0.5 nspp intrinsic jitter on output frame  
pulses  
The ZL30108 output clock’s wander and jitter  
generation are compliant with GR-253-CORE OC-3  
and G.813 STM-1 specifications.  
External master clock source: clock oscillator or  
crystal  
Simple hardware control interface  
OSCi OSCo TIE_CLR  
Master Clock  
LOCK  
Virtual  
Reference  
REF0  
REF1  
C19o  
F8ko  
TIE  
MUX  
Corrector  
Frequency  
Synthesizer  
Circuit  
DPLL  
F2ko  
REF_FAIL0  
REF_FAIL1  
OOR_SEL  
REF_SEL  
TIE  
Corrector  
Enable  
Reference  
Monitor  
Mode  
Control  
RST  
State Machine  
Frequency  
Select  
MODE_SEL  
Figure 1 - Functional Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2004-2009, Zarlink Semiconductor Inc. All Rights Reserved.  
 
 
1234567...57

中文翻译

下载PDF

与ZL30108LDG1相关器件

型号 品牌 获取价格 描述 数据表
ZL30109 ZARLINK

获取价格

 		DS1/E1 System Synchronizer with 19.44 MHz Output
ZL30109 MICROCHIP

获取价格

 		The ZL30109 DS1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which
ZL30109_05 ZARLINK

获取价格

 		DS1/E1 System Synchronizer with
ZL30109QDG ZARLINK

获取价格

 		DS1/E1 System Synchronizer with 19.44 MHz Output
ZL30109QDG1 ZARLINK

获取价格

 		DS1/E1 System Synchronizer with
ZL30110 ZARLINK

获取价格

 		Telecom Rate Conversion DPLL
ZL30110 MICROCHIP

获取价格

 		The ZL30110 clock rate conversion digital phase-locked loop (DPLL) provides accurate and r
ZL30110LDE ZARLINK

获取价格

 		Telecom Rate Conversion DPLL
ZL30110LDE1 ZARLINK

获取价格

 		Telecom Rate Conversion DPLL
ZL30110LDF1 ZARLINK

获取价格

 		Telecom Circuit, 1-Func, 5 X 5 MM, LEAD FREE, MO-220, QFN-32

与ZL30108LDG1相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证