Datasheet > Z8523310FSC00TR

Z8523310FSC00TR

更新时间： 2024-09-15 22:55:11

品牌	Logo	应用领域
ZILOG		/
页数	文件大小	规格书
19页	399K
描述
IC ESCC 44QFP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

Z8523310FSC00TR 数据手册

Z85233

CPS DC-4058-03

CUSTOMER PROCUREMENT SPECIFICATION

Z85233

EMSCC^™ENHANCED MONO

SERIAL COMMUNICATION CONTROLLER

GENERAL DESCRIPTION

The Zilog Enhanced Mono SerialCommunication Controller,

Z85233 EMSCC, is a software compatible CMOS member

of the SCC family introduced by Zilog in 1981. The EMSCC

is a full-duplex data communications controller capable of

supporting a wide range of popular protocols. The Z85233

EMSCC is a single channel version (Channel A) of Zilog's

Z85230 ESCC. Based on ZIlog's unique Superintegration^™

Technology, the EMSCC is compatible with designs using

Zilog's SCC and ESCC to receive and transmit data. It has

many improvements that significantly reduce CPU

overhead. The addition of a 4-byte transmit FIFO and an

8-byte receive FIFO significantly reduces the overhead

required to provide data to, and getdata from, the transmitter

and receiver.

The CPU hardware interface has been simplified by reliev-

ing the databus setup time requirement and supporting

the software generation of the interrupt acknowledge

signal (/INTACK). These changes allow an interface with

less external logic to many microprocessor families while

maintaining compatibility with existing designs. I/O han-

dling of the EMSCC is improved over the SCC with faster

response of the /INT and /DTR//REQ pins.

The many enhancements added to the EMSCC permits a

system design that increases overall system performance

with better data handling and less interface logic.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.:

B//W (WORD is active Low); /B/W (BYTE is active Low, only).

The EMSCC also has many features that improve packet

handling in SDLC mode. The EMSCC will automatically:

transmit a flag before the data, reset the Tx Underrun/EOM

latch, force the TxD pin high at the appropriate time when

using NRZI encoding, deassert the /RTS pin after the

closing flag, and better handle ABORTed frames when

using the 10x19 status FIFO. The combination of these

features along with the deeper data FIFOs significantly

simplifies SDLC driver software.

Power connections follow conventional descriptions below:

Connection

Circuit

Device

Power

V_CC

V_DD

Ground

GND

DC 4058-03

(11-4-94)

12 3 4 5 6 7...19

中文翻译

下载PDF

与Z8523310FSC00TR相关器件

型号	品牌	获取价格	描述	数据表
Z8523310FSCXXXX	ZILOG	获取价格	Serial I/O Controller, 0.3125MBps, CMOS, PQFP44, PLASTIC, QFP-44
Z8523310FSG	ZILOG	获取价格	Serial I/O Controller, 1 Channel(s), 0.3125MBps, CMOS, PQFP44, PLASTIC, QFP-44
Z8523310VSC	ZILOG	获取价格	ZiLOGs Family of Serial Communication Controllers
Z8523310VSC00TR	ZILOG	获取价格	IC ESCC 44PLCC
Z8523310VSG	ZILOG	获取价格	EMSCCâ¢ Enhanced Mono Serial Communication C
Z8523316ASG	ZILOG	获取价格	Micro Peripheral IC,
Z8523316FSC	ZILOG	获取价格	ZiLOGs Family of Serial Communication Controllers
Z8523316FSC00TR	ZILOG	获取价格	IC ESCC 44QFP
Z8523316FSCXXXX	ZILOG	获取价格	暂无描述
Z8523316VSC	ZILOG	获取价格	ZiLOGs Family of Serial Communication Controllers