XRT86VX38
8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
2009
REV. 1.0.1
payload content of Receive LAPD Message frames
GENERAL DESCRIPTION
from the incoming T1/E1/J1 data stream and write the
contents into the Receive HDLC buffers. Each framer
also contains a Transmit and Overhead Data Input
port, which permits Data Link Terminal Equipment
direct access to the outbound T1/E1/J1 frames.
Likewise, a Receive Overhead output data port
permits Data Link Terminal Equipment direct access
to the Data Link bits of the inbound T1/E1/J1 frames.
The XRT86VX38 is an eight-channel 1.544 Mbit/s or
2.048 Mbit/s DS1/E1/J1 framer and Long-haul/Short-
3
hual LIU integrated solution featuring R technology
(Relayless, Reconfigurable, Redundancy) and BITS
Timing element. The physical interface is optimized
with internal impedance, and with the patented pad
structure, the XRT86VX38 provides protection from
power failures and hot swapping.
The XRT86VX38 fully meets all of the latest T1/E1/J1
specifications:
ANSI T1/E1.107-1988, ANSI T1/
The XRT86VX38 contains an integrated DS1/E1/J1
framer and LIU which provide DS1/E1/J1 framing and
error accumulation in accordance with ANSI/ITU_T
specifications. Each framer has its own framing
synchronizer and transmit-receive slip buffers. The
slip buffers can be independently enabled or disabled
as required and can be configured to frame to the
common DS1/E1/J1 signal formats.
E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/
E1.408-1990, AT&T TR 62411 (12-90) TR54016, and
ITU G-703, G.704, G706 and G.733, AT&T Pub.
43801, and ETS 300 011, 300 233, JT G.703, JT
G.704, JT G706, I.431. Extensive test and diagnostic
functions include Loop-backs, Boundary scan,
Pseudo Random bit sequence (PRBS) test pattern
generation, Performance Monitor, Bit Error Rate
(BER) meter, forced error insertion, and LAPD
unchannelized data payload processing according to
ITU-T standard Q.921.
Each Framer block contains its own Transmit and
Receive T1/E1/J1 Framing function. There are 3
Transmit HDLC controllers per channel which
encapsulate contents of the Transmit HDLC buffers
into LAPD Message frames. There are 3 Receive
HDLC controllers per channel which extract the
Applications and Features (next page)
FIGURE 1. XRT86VX38 EIGHT CHANNEL E1 (T1/E1/J1) FRAMER/LIU COMBO
External Data
Link Controller
Local PCM
Tx Overhead In
Rx Overhead Out
Highway
XRT86VX38
1 of 8-channels
1:2 Turns Ratio
1:1 Turns Ratio
TTIP
2-Frame
Slip Buffer
Elastic Store
Tx Serial
Data In
Tx LIU
Interface
Tx Framer
Rx Framer
TRING
Tx Serial
Clock
LLB
LB
RTIP
2-Frame
Slip Buffer
Elastic Store
Rx Serial
Data Out
Rx LIU
Interface
RRING
Rx Serial
Clock
LIU &
Loopback
Control
PRBS
Generator &
Analyser
HDLC/LAPD
Controllers
Performance
Monitor
RxLOS
Line Side
8kHz sync
OSC
DMA
Interface
Microprocessor
Interface
Signaling&
Alarms
JTAG
Back Plane
1.544-16.384 Mbit/s
WR
ALE_AS
4
3
INT
D[7:0]
RD
A[14:0]
P
Select
System (Terminal) Side
RDY_DTACK
TxON
Intel/Motorola µP
Memory
Configuration, Control &
Status Monitor
Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com