Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> XRT7295AT

XRT7295AT

更新时间： 2024-02-04 17:47:42

品牌	Logo	应用领域
艾科嘉 - EXAR		/
页数	文件大小	规格书
18页	1035K
描述
DS3/Sonet STS-1 Integrated Line Receiver

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

XRT7295AT 技术参数

是否Rohs认证：	符合	生命周期：	Active
包装说明：	SOJ,	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	2.32
Is Samacsys：	N	JESD-30 代码：	R-PDSO-J20
JESD-609代码：	e3	长度：	12.8 mm
功能数量：	1	端子数量：	20
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOJ
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	NOT SPECIFIED	座面最大高度：	5.08 mm
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	电信集成电路类型：	ATM/SONET/SDH RECEIVER
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn)
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	7.52 mm	Base Number Matches：	1

XRT7295AT 数据手册

XRT7295AT

DS3/Sonet STS-1

Integrated Line Receiver

December 2000-2

FEATURES

APPLICATIONS

D Fully Integrated Receive Interface for DS3 and

D Interface to DS-3 Networks

D Digital Cross-Connect Systems

D CSU/DSU Equipment

STS-1 Rate Signals

D Integrated Equalization (Optional) and Timing

Recovery

D PCM Test Equipment

D Loss-of-Signal and Loss-of-Lock Alarms

D Variable Input Sensitivity Control

D Fiber Optic Terminals

D 5V Power Supply

D Pin Compatible with XRT7295AE and XRT7295AC

D Companion Device to T7296 Transmitter

GENERAL DESCRIPTION

The XRT7295AT DS3/SONET STS-1 integrated line

receiver is a fully integrated receive interface that

terminates a bipolar DS3 (44.736Mbps) or Sonet STS-1

(51.84Mbps) signal transmitted over coaxial cable. (See

Figure 13).

settings, to adapt longer cables. High input sensitivity

allows for significant amounts of flat loss within the

system. Figure 1 shows the block diagram of the device.

The XRT7295AT device is manufactured using linear

CMOS technology. The XRT7295AT is available in a

20-pin plastic SOJ package for surface mounting.

The device also provides the functions of receive

equalization (optional), automatic-gain control (AGC),

clock-recovery and data retiming, loss-of-signal and

loss-of-frequency-lock detection. The digital system

interface is dual-rail, with received positive and negative

1s appearing as unipolar digital signals on separate

output leads. The on-chip equalizer is designed for cable

distances of 0 to 450ft. from the cross-connect frame to

the device. The receive input has a variable input

sensitivity control, providing three different sensitivity

Two versions of the chip are available, one is for either

DS3 or STS-1 operation (the XRT7295AT, this data

sheet), and the other is for E3 operation(the XRT7295AE,

refer to the XRT7295AE data sheet). Both versions are

pin compatible.

For either DS3 or STS-1, an input reference clock at

44.736MHz or 51.84MHz provides the frequency

reference for the device.

ORDERING INFORMATION

Operating

Part No.

Package

20 Lead 300 Mil JEDEC SOJ

Temperature Range

XRT7295ATIW

-40°C to + 85°C

Rev. 1.20

E2000

EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 z (510) 668-7000 z FAX (510) 668-7017

12 3 4 5 6 7...18

下载PDF

与XRT7295AT相关器件

型号	品牌	描述	获取价格	数据表
XRT7295AT_10	EXAR	DS3 SONET STS1 Integrated Line Receiver	获取价格
XRT7295ATIW	EXAR	DS3/Sonet STS-1 Integrated Line Receiver	获取价格
XRT7295ATIW-F	EXAR	DS3 SONET STS1 Integrated Line Receiver	获取价格
XRT7295E	EXAR	INTEGRATED LINE RECEIVER	获取价格
XRT7295E	PULSE	T3/DS3/E3/STS-1 TRANSFORMERS	获取价格
XR-T7295E	EXAR	INTEGRATED LINE RECEIVER	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

XRT7295AT

XRT7295AT 技术参数

XRT7295AT 数据手册

与XRT7295AT相关器件

与XRT7295AT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

XRT7295AT

XRT7295AT 技术参数

XRT7295AT 数据手册

与XRT7295AT相关器件

与XRT7295AT相关文章

您还可以找

您在本页遇到什么问题？