0
R
Virtex™ 2.5 V
Field Programmable Gate Arrays
0
3
DS003-2 (v2.5) April 2, 2001
Product Specification
The output buffer and all of the IOB control signals have
independent polarity controls.
Architectural Description
Virtex Array
The Virtex user-programmable gate array, shown in
Figure 1, comprises two major configurable elements: con-
figurable logic blocks (CLBs) and input/output blocks
(IOBs).
DLL
IOBs
DLL
VersaRing
•
CLBs provide the functional elements for constructing
logic
•
IOBs provide the interface between the package pins
and the CLBs
CLBs
CLBs interconnect through a general routing matrix (GRM).
The GRM comprises an array of routing switches located at
the intersections of horizontal and vertical routing channels.
Each CLB nests into a VersaBlock™ that also provides local
routing resources to connect the CLB to the GRM.
The VersaRing™ I/O interface provides additional routing
resources around the periphery of the device. This routing
improves I/O routability and facilitates pin locking.
VersaRing
IOBs
DLL
DLL
The Virtex architecture also includes the following circuits
that connect to the GRM.
vao_b.eps
•
•
Dedicated block memories of 4096 bits each
Figure 1: Virtex Architecture Overview
Clock DLLs for clock-distribution delay compensation
and clock domain control
All pads are protected against damage from electrostatic
discharge (ESD) and from over-voltage transients. Two
forms of over-voltage protection are provided, one that per-
mits 5 V compliance, and one that does not. For 5 V compli-
ance, a Zener-like structure connected to ground turns on
when the output rises to approximately 6.5 V. When PCI
3.3 V compliance is required, a conventional clamp diode is
•
3-State buffers (BUFTs) associated with each CLB that
drive dedicated segmentable horizontal routing
resources
Values stored in static memory cells control the configurable
logic elements and interconnect resources. These values
load into the memory cells on power-up, and can reload if
necessary to change the function of the device.
connected to the output supply voltage, VCCO
.
Input/Output Block
Optional pull-up and pull-down resistors and an optional
weak-keeper circuit are attached to each pad. Prior to con-
figuration, all pins not involved in configuration are forced
into their high-impedance state. The pull-down resistors and
the weak-keeper circuits are inactive, but inputs can option-
ally be pulled up.
The Virtex IOB, Figure 2, features SelectIO™ inputs and
outputs that support a wide variety of I/O signalling stan-
dards, see Table 1.
The three IOB storage elements function either as edge-trig-
gered D-type flip-flops or as level sensitive latches. Each
IOB has a clock signal (CLK) shared by the three flip-flops
and independent clock enable signals for each flip-flop.
The activation of pull-up resistors prior to configuration is
controlled on a global basis by the configuration mode pins.
If the pull-up resistors are not activated, all the pins will float.
Consequently, external pull-up or pull-down resistors must
be provided on pins required to be at a well-defined logic
level prior to configuration.
In addition to the CLK and CE control signals, the three
flip-flops share a Set/Reset (SR). For each flip-flop, this sig-
nal can be independently configured as a synchronous Set,
a synchronous Reset, an asynchronous Preset, or an asyn-
chronous Clear.
All Virtex IOBs support IEEE 1149.1-compatible boundary
scan testing.
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS003-2 (v2.5) April 2, 2001
Product Specification
www.xilinx.com
1-800-255-7778
Module 2 of 4
1
5秒后页面跳转
L6234手册解读：引脚信息、电气参数
解读BSP135H6327资料：电气参数及替换型号推荐
FDG6302P资料解析：电气参数、产品特性
SBAV99WT1G资料手册：参数信息、产品特性、替代型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
