5秒后页面跳转
捷配首页

Datasheet > XCS05
XCS05 PDF预览

XCS05

更新时间： 2024-11-12 22:12:07
品牌 Logo 应用领域
赛灵思 - XILINX 现场可编程门阵列栅
页数 文件大小 规格书
82页 848K
描述
Spartan and Spartan-XL Families Field Programmable Gate Arrays

阅读下载

中文翻译

获取价格

XCS05 数据手册

 浏览型号XCS05的Datasheet PDF文件第2页浏览型号XCS05的Datasheet PDF文件第3页浏览型号XCS05的Datasheet PDF文件第4页浏览型号XCS05的Datasheet PDF文件第5页浏览型号XCS05的Datasheet PDF文件第6页浏览型号XCS05的Datasheet PDF文件第7页 
0
R
Spartan and Spartan-XL Families  
Field Programmable Gate Arrays  
0
0
DS060 (v1.6) September 19, 2001  
Product Specification  
•
System level features  
Introduction  
-
-
-
-
Available in both 5V and 3.3V versions  
On-chip SelectRAM™ memory  
Fully PCI compliant  
Full readback capability for program verification  
and internal node observability  
™
The Spartan and the Spartan-XL families are a high-vol-  
ume production FPGA solution that delivers all the key  
requirements for ASIC replacement up to 40,000 gates.  
These requirements include high performance, on-chip  
RAM, core solutions and prices that, in high volume,  
approach and in many cases are equivalent to mask pro-  
grammed ASIC devices.  
-
-
-
-
-
-
Dedicated high-speed carry logic  
Internal 3-state bus capability  
Eight global low-skew clock or signal networks  
IEEE 1149.1-compatible Boundary Scan logic  
Low cost plastic packages available in all densities  
Footprint compatibility in common packages  
The Spartan series is the result of more than 14 years of  
FPGA design experience and feedback from thousands of  
customers. By streamlining the Spartan series feature set,  
leveraging advanced process technologies and focusing on  
total cost management, the Spartan series delivers the key  
features required by ASIC and other high-volume logic  
users while avoiding the initial cost, long development  
cycles and inherent risk of conventional ASICs. The Spar-  
tan and Spartan-XL families in the Spartan series have ten  
members, as shown in Table 1.  
•
Fully supported by powerful Xilinx development system  
-
-
-
Foundation Series: Integrated, shrink-wrap  
software  
Alliance Series: Dozens of PC and workstation  
third party development systems supported  
Fully automatic mapping, placement and routing  
Additional Spartan-XL Features  
Spartan and Spartan-XL Features  
•
•
•
•
•
•
•
•
•
•
•
•
•
3.3V supply for low power with 5V tolerant I/Os  
Power down input  
Note: The Spartan series devices described in this data  
sheet include the 5V Spartan family and the 3.3V  
Spartan-XL family. See the separate data sheet for the 2.5V  
Spartan-II family.  
Higher performance  
Faster carry logic  
•
First ASIC replacement FPGA for high-volume  
production with on-chip RAM  
More flexible high-speed clock network  
Latch capability in Configurable Logic Blocks  
Input fast capture latch  
•
•
•
•
Density up to 1862 logic cells or 40,000 system gates  
Streamlined feature set based on XC4000 architecture  
System performance beyond 80 MHz  
Optional mux or 2-input function generator on outputs  
12 mA or 24 mA output drive  
5V and 3.3V PCI compliant  
Broad set of AllianceCORE™ and LogiCORE™  
predefined solutions available  
Enhanced Boundary Scan  
•
•
Unlimited reprogrammability  
Low cost  
Express Mode configuration  
Chip scale packaging  
Table 1: Spartan and Spartan-XL Field Programmable Gate Arrays  
Max  
System  
Gates (Logic and RAM)  
Typical  
Gate Range  
Max.  
Avail. Distributed  
CLBs Flip-flops User I/O RAM Bits  
Total  
Logic  
Cells  
238  
CLB  
Matrix  
Total  
No. of  
(1)  
Device  
XCS05 and XCS05XL  
XCS10 and XCS10XL  
XCS20 and XCS20XL  
5,000  
10,000  
20,000  
30,000  
40,000  
2,000-5,000  
3,000-10,000  
7,000-20,000  
10,000-30,000  
13,000-40,000  
10 x 10  
14 x 14  
20 x 20  
24 x 24  
28 x 28  
100  
196  
400  
576  
784  
360  
616  
77  
3,200  
6,272  
466  
112  
160  
192  
224  
950  
1,120  
1,536  
2,016  
12,800  
18,432  
25,088  
XCS30 and XCS30XL 1368  
XCS40 and XCS40XL 1862  
Notes:  
1. Max values of Typical Gate Range include 20-30% of CLBs used as RAM.  
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS060 (v1.6) September 19, 2001  
www.xilinx.com  
1
Product Specification  
1-800-255-7778  
1234567...82

中文翻译

下载PDF

与XCS05相关器件

型号 品牌 获取价格 描述 数据表
XCS05-3BG100C XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG100I XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG144C XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG144I XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG208C XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG208I XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG240C XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG240I XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG256C XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS05-3BG256I XILINX

获取价格

 		Spartan and Spartan-XL Families Field Programmable Gate Arrays

与XCS05相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证