5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> XC95144XL-10TQ144I
XC95144XL-10TQ144I PDF预览

XC95144XL-10TQ144I

更新时间： 2024-02-12 05:33:20
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
10页 93K
描述
XC95144XL High Performance CPLD

阅读下载

中文翻译

获取价格

XC95144XL-10TQ144I 数据手册

 浏览型号XC95144XL-10TQ144I的Datasheet PDF文件第2页浏览型号XC95144XL-10TQ144I的Datasheet PDF文件第3页浏览型号XC95144XL-10TQ144I的Datasheet PDF文件第4页浏览型号XC95144XL-10TQ144I的Datasheet PDF文件第5页浏览型号XC95144XL-10TQ144I的Datasheet PDF文件第6页浏览型号XC95144XL-10TQ144I的Datasheet PDF文件第7页 
0
R
XC95144XL High Performance  
CPLD  
0
5
DS056 (v1.5) August 21, 2003  
Preliminary Product Specification  
Features  
Power Estimation  
Power dissipation in CPLDs can vary substantially depend-  
ing on the system frequency, design application and output  
loading. To help reduce power dissipation, each macrocell  
in a XC9500XL device may be configured for low-power  
mode (from the default high-performance mode). In addi-  
tion, unused product-terms and macrocells are automati-  
cally deactivated by the software to further conserve power.  
•
•
•
•
5 ns pin-to-pin logic delays  
System frequency up to 178 MHz  
144 macrocells with 3,200 usable gates  
Available in small footprint packages  
-
-
-
100-pin TQFP (81 user I/O pins)  
144-pin TQFP (117 user I/O pins)  
144-CSP (117 user I/O pins)  
For a general estimate of I , the following equation may be  
•
•
Optimized for high-performance 3.3V systems  
CC  
used:  
-
-
Low power operation  
5V tolerant I/O pins accept 5V, 3.3V, and 2.5V  
signals  
I
(mA) = MC (0.175*PT + 0.345) + MC (0.052*PT  
CC  
HS HS LP LP  
+ 0.272) + 0.04 * MC  
(MC +MC )* f  
TOG  
HS  
LP  
where:  
-
-
3.3V or 2.5V output capability  
Advanced 0.35 micron feature size CMOS  
Fast FLASH™ technology  
MC = # macrocells in high-speed configuration  
HS  
PT = average number of high-speed product terms  
HS  
Advanced system features  
per macrocell  
-
-
In-system programmable  
MC = # macrocells in low power configuration  
LP  
Superior pin-locking and routability with  
Fast CONNECT™ II switch matrix  
Extra wide 54-input Function Blocks  
Up to 90 product-terms per macrocell with  
individual product-term allocation  
Local clock inversion with three global and one  
product-term clocks  
Individual output enable per output pin with local  
inversion  
Input hysteresis on all user and boundary-scan pin  
inputs  
PT = average number of low power product terms per  
LP  
macrocell  
f = maximum clock frequency  
MCTOG = average % of flip-flops toggling per clock  
(~12%)  
-
-
-
-
-
This calculation was derived from laboratory measurements  
of an XC9500XL part filled with 16-bit counters and allowing  
a single output (the LSB) to be enabled. The actual I  
value varies with the design application and should be veri-  
fied during normal system operation. Figure 1 shows the  
above estimation in a graphical form. For a more detailed  
discussion of power consumption in this device, see Xilinx  
application note XAPP114, “Understanding XC9500XL  
CPLD Power.”  
CC  
-
-
Bus-hold circuitry on all user pin inputs  
Full IEEE Standard 1149.1 boundary-scan (JTAG)  
•
•
•
•
Fast concurrent programming  
Slew rate control on individual outputs  
Enhanced data security features  
Excellent quality and reliability  
250  
178 MHz  
200  
-
Endurance exceeding 10,000 program/erase  
cycles  
-
-
20 year data retention  
ESD protection exceeding 2,000V  
150  
104 MHz  
•
Pin-compatible with 5V-core XC95144 device in the  
100-pin TQFP package  
100  
50  
0
Description  
The XC95144XL is a 3.3V CPLD targeted for high-perfor-  
mance, low-voltage applications in leading-edge communi-  
cations and computing systems. It is comprised of eight  
54V18 Function Blocks, providing 3,200 usable gates with  
propagation delays of 5 ns. See Figure 2 for architecture  
overview.  
100  
Clock Frequency (MHz)  
200  
50  
150  
DS056_01_121501  
Figure 1: Typical I vs. Frequency for XC95144XL  
CC  
© 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS056 (v1.5) August 21, 2003  
www.xilinx.com  
1
Preliminary Product Specification  
1-800-255-7778  
1234567...10

中文翻译

下载PDF

XC95144XL-10TQ144I 替代型号

型号 品牌 替代类型 描述 数据表
XC95144XL-7TQG144I XILINX

完全替代

 Flash PLD, 7.5ns, 144-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144
XC95144XL-7TQG144C XILINX

完全替代

 Flash PLD, 7.5ns, 144-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144

与XC95144XL-10TQ144I相关器件

型号 品牌 获取价格 描述 数据表
XC95144XL-10TQG100C XILINX

获取价格

 		Flash PLD, 10ns, 144-Cell, CMOS, PQFP100, LEAD FREE, TQFP-100
XC95144XL-10TQG144C XILINX

获取价格

 		Flash PLD, 10ns, 144-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144
XC95144XL-10TQG144I XILINX

获取价格

 		Flash PLD, 10ns, 144-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144
XC95144XL-5CS144C XILINX

获取价格

 		XC95144XL High Performance CPLD
XC95144XL-5TQ100C XILINX

获取价格

 		XC95144XL High Performance CPLD
XC95144XL-5TQ144C XILINX

获取价格

 		XC95144XL High Performance CPLD
XC95144XL-7CS144C XILINX

获取价格

 		XC95144XL High Performance CPLD
XC95144XL-7CS144I XILINX

获取价格

 		XC95144XL High Performance CPLD
XC95144XL-7CSG144I XILINX

获取价格

 		Flash PLD, 7.5ns, 144-Cell, CMOS, PBGA144, LEAD FREE, CSP-144
XC95144XL-7TQ100C XILINX

获取价格

 		XC95144XL High Performance CPLD

与XC95144XL-10TQ144I相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证