5秒后页面跳转
捷配首页

Datasheet > XC18V02VQG44C0901
XC18V02VQG44C0901 PDF预览

XC18V02VQG44C0901

更新时间： 2024-11-12 06:40:59
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
24页 316K
描述
Configuration Memory, 256KX8, 20ns, Parallel/serial, CMOS, PQFP44, PLASTIC, VQFP-44

阅读下载

中文翻译

获取价格

XC18V02VQG44C0901 数据手册

 浏览型号XC18V02VQG44C0901的Datasheet PDF文件第2页浏览型号XC18V02VQG44C0901的Datasheet PDF文件第3页浏览型号XC18V02VQG44C0901的Datasheet PDF文件第4页浏览型号XC18V02VQG44C0901的Datasheet PDF文件第5页浏览型号XC18V02VQG44C0901的Datasheet PDF文件第6页浏览型号XC18V02VQG44C0901的Datasheet PDF文件第7页 
24  
R
XC18V00 Series In-System-Programmable  
Configuration PROMs  
0
DS026 (v5.2) January 11, 2008  
Product Specification  
Features  
•
In-System Programmable 3.3V PROMs for  
Configuration of Xilinx FPGAs  
•
•
Low-Power Advanced CMOS FLASH Process  
Dual Configuration Modes  
♦
♦
Endurance of 20,000 Program/Erase Cycles  
♦
♦
Serial Slow/Fast Configuration (up to 33 MHz)  
Parallel (up to 264 Mb/s at 33 MHz)  
Program/Erase Over Full Industrial Voltage and  
Temperature Range (–40°C to +85°C)  
•
•
•
5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals  
3.3V or 2.5V Output Capability  
•
•
IEEE Std 1149.1 Boundary-Scan (JTAG) Support  
JTAG Command Initiation of Standard FPGA  
Configuration  
Design Support Using the Xilinx ISE™ Foundation™  
Software Packages  
•
•
Simple Interface to the FPGA  
•
•
Available in PC20, SO20, PC44, and VQ44 Packages  
Lead-Free (Pb-Free) Packaging  
Cascadable for Storing Longer or Multiple Bitstreams  
Description  
Xilinx introduces the XC18V00 series of in-system  
programmable configuration PROMs (Figure 1). Devices in  
this 3.3V family include a 4-megabit, a 2-megabit, a  
1-megabit, and a 512-kilobit PROM that provide an easy-to-  
use, cost-effective method for reprogramming and storing  
Xilinx FPGA configuration bitstreams.  
When the FPGA is in Master SelectMAP mode, the FPGA  
generates a configuration clock that drives the PROM. When  
the FPGA is in Slave Parallel or Slave SelectMAP mode, an  
external oscillator generates the configuration clock that  
drives the PROM and the FPGA. After CE and OE are  
enabled, data is available on the PROM’s DATA (D0-D7)  
pins. New data is available a short access time after each  
rising clock edge. The data is clocked into the FPGA on the  
following rising edge of the CCLK. A free-running oscillator  
can be used in the Slave Parallel or Slave SelecMAP modes.  
When the FPGA is in Master Serial mode, it generates a  
configuration clock that drives the PROM. A short access  
time after CE and OE are enabled, data is available on the  
PROM DATA (D0) pin that is connected to the FPGA DIN  
pin. New data is available a short access time after each  
rising clock edge. The FPGA generates the appropriate  
number of clock pulses to complete the configuration. When  
the FPGA is in Slave Serial mode, the PROM and the FPGA  
are clocked by an external clock.  
Multiple devices can be cascaded by using the CEO output  
to drive the CE input of the following device. The clock  
inputs and the DATA outputs of all PROMs in this chain are  
interconnected. All devices are compatible and can be  
cascaded with other members of the family or with the  
XC17V00 one-time programmable serial PROM family.  
X-Ref Target - Figure 1  
CLK CE  
OE/RESET  
TCK  
TMS  
TDI  
CEO  
Data  
Control  
and  
JTAG  
Serial  
or  
Parallel  
Interface  
Data  
D0 DATA  
Serial or Parallel Mode  
Memory  
Address  
Interface  
7
D[1:7]  
Parallel Interface  
TDO  
CF  
DS026_01_040204  
Figure 1: XC18V00 Series Block Diagram  
© 1999–2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other  
trademarks are the property of their respective owners.  
DS026 (v5.2) January 11, 2008  
www.xilinx.com  
Product Specification  
1
1234567...24

中文翻译

下载PDF

与XC18V02VQG44C0901相关器件

型号 品牌 获取价格 描述 数据表
XC18V02VQG44C0936 XILINX

获取价格

 		Configuration Memory, 256KX8, 20ns, Parallel/serial, CMOS, PQFP44, PLASTIC, VQFP-44
XC18V04PC20 XILINX

获取价格

 		In-System Programmable Configuration PROMs
XC18V04PC20C XILINX

获取价格

 		In-System Programmable Configuration PROMs
XC18V04PC44 XILINX

获取价格

 		In-System Programmable Configuration PROMs
XC18V04PC44C XILINX

获取价格

 		In-System Programmable Configuration PROMs
XC18V04PC44C0901 XILINX

获取价格

 		Configuration Memory, 512KX8, 20ns, Parallel/serial, CMOS, PQCC44, PLASTIC, LCC-44
XC18V04PC44C0936 XILINX

获取价格

 		Configuration Memory, 512KX8, 20ns, Parallel/serial, CMOS, PQCC44, PLASTIC, LCC-44
XC18V04PC44I ETC

获取价格

 		Configuration EEPROM
XC18V04PCG44C XILINX

获取价格

 		In-System-Programmable Configuration PROMs
XC18V04PCG44C0901 XILINX

获取价格

 		Configuration Memory, 512KX8, 20ns, Parallel/serial, CMOS, PQCC44, PLASTIC, LCC-44

与XC18V02VQG44C0901相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证