10
XA Spartan-6 Automotive FPGA
Family Overview
DS170 (v1.3) December 13, 2012
Product Specification
General Description
The Xilinx Automotive (XA) Spartan®-6 family of FPGAs provides leading system integration capabilities with the lowest total cost for high-
volume automotive applications. The ten-member family delivers expanded densities ranging from 3,840 to 101,261 logic cells and faster,
more comprehensive connectivity. Built on a mature 45 nm low-power copper process technology that delivers the optimal balance of cost,
power, and performance, the XA Spartan-6 family offers a new, more efficient, dual-register 6-input look-up table (LUT) logic and a rich
selection of built-in system-level blocks. These include 18 Kb (2 x 9 Kb) block RAMs, second generation DSP48A1 slices, SDRAM
memory controllers, enhanced mixed-mode clock management blocks, SelectIO™ technology, power-optimized high-speed serial
transceiver blocks, PCI Express® compatible Endpoint blocks, advanced system-level power management modes, auto-detect
configuration options, and enhanced IP security with AES and Device DNA protection. These features provide a low-cost programmable
alternative to custom ASIC products with unprecedented ease of use. XA Spartan-6 FPGAs offer the best solution for flexible and scalable
high-volume logic designs, high-bandwidth parallel DSP processing designs, and cost-sensitive applications where multiple interfacing
standards are required. XA Spartan-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver
integrated software and hardware components that enable designers to focus on innovation as soon as their development cycle begins.
Summary of XA Spartan-6 FPGA Features
•
•
•
XA Spartan-6 Family:
•
Integrated Memory Controller blocks
•
•
XA Spartan-6 LX FPGA: Logic optimized
XA Spartan-6 LXT FPGA: High-speed serial connectivity
•
•
•
DDR, DDR2, DDR3, and LPDDR support
Data rates up to 800 Mb/s
Multi-port bus structure with independent FIFO to reduce
design timing issues
Automotive Temperatures:
•
•
I-Grade: Tj = –40°C to +100°C
Q-Grade: Tj = –40°C to +125°C
•
Abundant logic resources with increased logic capacity
•
•
Optional shift register or distributed RAM support
Efficient 6-input LUTs improve performance and minimize
power
Automotive Standards:
•
•
•
•
Xilinx is ISO-TS16949 compliant
AEC-Q100 qualification
Production Part Approval Process (PPAP) documentation
Beyond AEC-Q100 qualification is available upon request
•
LUT with dual flip-flops for pipeline centric applications
•
•
Block RAM with a wide range of granularity
•
•
Fast block RAM with byte write enable
18 Kb blocks that can be optionally programmed as two
independent 9 Kb block RAMs
•
•
Designed for low cost
•
•
•
•
Multiple efficient integrated blocks
Optimized selection of I/O standards
Staggered pads
Clock Management Tile (CMT) for enhanced performance
High-volume plastic wire-bonded packages
•
•
Low noise, flexible clocking
Digital Clock Managers (DCMs) eliminate clock skew and
duty cycle distortion
Low static and dynamic power
•
•
•
45 nm process optimized for cost and low power
Hibernate power-down mode for zero power
Suspend mode maintains state and configuration with multi-
pin wake-up, control enhancement
•
•
Phase-Locked Loops (PLLs) for low-jitter clocking
Frequency synthesis with simultaneous multiplication,
division, and phase shifting
•
Sixteen low-skew global clock networks
•
High performance 1.2V core voltage (LX and LXT FPGAs, -2
and -3 speed grades)
•
•
Simplified configuration, supports low-cost standards
•
•
•
2-pin auto-detect configuration
•
Multi-voltage, multi-standard SelectIO interface banks
Broad third-party SPI (up to x4) and NOR flash support
MultiBoot support for remote upgrade with multiple
bitstreams, using watchdog protection
•
•
•
•
•
•
Up to 1,080 Mb/s data transfer rate per differential I/O
Selectable output drive, up to 24 mA per pin
3.3V to 1.2V I/O standards and protocols
Low-cost HSTL and SSTL memory interfaces
Hot swap compliance
Enhanced security for design protection
•
•
Unique Device DNA identifier for design authentication
AES bitstream encryption in the XA6SLX75, XA6SLX75T,
and XA6SLX100 devices
Adjustable I/O slew rates to improve signal integrity
•
•
High-speed GTP serial transceivers in the LXT FPGAs
•
•
Up to 3.2 Gb/s
•
•
Integrated Endpoint block for PCI Express designs (LXT)
Low-cost PCI® technology support compatible with the 33 MHz,
32- and 64-bit specification.
High-speed interfaces including: Serial ATA and PCI Express
Efficient DSP48A1 slices
•
•
•
•
High-performance arithmetic and signal processing
Fast 18 x 18 multiplier and 48-bit accumulator
Pipelining and cascading capability
•
Faster embedded processing with enhanced, low cost,
MicroBlaze™ 32-bit soft processor
Industry-leading IP and reference designs
Strong automotive-specific third-party ecosystem with IP,
development boards, and design services
•
•
Pre-adder to assist filter applications
© Copyright 2010–2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx
in the United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of PCI-SIG. All other trademarks are the property of their respective owners.
DS170 (v1.3) December 13, 2012
www.xilinx.com
Product Specification
1
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
