Datasheet > X25128S-2.7

X25128S-2.7

更新时间： 2024-09-23 22:11:23

品牌	Logo	应用领域
XICOR		可编程只读存储器
页数	文件大小	规格书
15页	80K
描述
SPI Serial E 2 PROM with Block Lock TM Protection

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

X25128S-2.7 数据手册

A^PPLICATIONN^OTE

A V A I L A B L

AN61

128K

16K x 8 Bit

X25128

SPI Serial E²PROM with Block Lock^TMProtection

FEATURES

DESCRIPTION

• 2MHz Clock Rate

The X25128 is a CMOS 131,072-bit serial E PROM,

internally organized as 16K x 8. The X25128 features

a Serial Peripheral Interface (SPI) and software

protocol allowing operation on a simple three-wire bus.

The bus signals are a clock input (SCK) plus separate

data in (SI) and data out (SO) lines. Access to the

device is controlled through a chip select (CS) input,

allowing any number of devices to share the same

bus.

• SPI Modes (0,0 & 1,1)

• 16K X 8 Bits

—32 Byte Page Mode

• Low Power CMOS

—<1µA Standby Current

—<5mA Active Current

• 2.7V To 5.5V Power Supply

• Block Lock Protection

—Protect 1/4, 1/2 or all of E PROM Array

• Built-in Inadvertent Write Protection

—Power-Up/Power-Down protection circuitry

—Write Enable Latch

The X25128 also features two additional inputs that

provide the end user with added ﬂexibility. By

asserting the HOLD input, the X25128 will ignore tran-

sitions on its inputs, thus allowing the host to service

higher priority interrupts. The WP input can be used as

a hardwire input to the X25128 disabling all write

attempts to the status register, thus providing a mech-

anism for limiting end user capability of altering 0, 1/4,

1/2 or all of the memory.

—Write Protect Pin

• Self-Timed Write Cycle

—5ms Write Cycle Time (Typical)

• High Reliability

—Endurance: 100,000 cycles

—Data Retention: 100Years

—ESD protection: 2000V on all pins

• 14-Lead SOIC Package

The X25128 utilizes Xicor’s proprietary Direct Write™

cell, providing a minimum endurance of 100,000

cycles and a minimum data retention of 100 years.

• 16-Lead SOIC Package

• 8-Lead PDIP Package

FUNCTIONAL DIAGRAM

WRITE

STATUS

PROTECT

X DECODE

LOGIC

16K BYTE

ARRAY

LOGIC

128

16 X 256

32 X 256

COMMAND

DECODE

128

256

AND

CONTROL

LOGIC

SCK

HOLD

WRITE

CONTROL

AND

TIMING

LOGIC

Y DECODE

DATA REGISTER

3091 FM F01

Xicor Inc. 1994, 1995, 1996 Patents Pending

3091-2.9 5/14/97 T2/C0/D2 SH

Characteristics subject to change without notice

12 3 4 5 6 7...15

中文翻译

下载PDF

与X25128S-2.7相关器件

型号	品牌	获取价格	描述	数据表
X25128S-2.7T1	XICOR	获取价格	EEPROM, 16KX8, Serial, CMOS, PDSO16, 0.150 INCH, PLASTIC, SOIC-16
X25128S-2.7T2	XICOR	获取价格	EEPROM, 16KX8, Serial, CMOS, PDSO16, PLASTIC, SOIC-16
X25128S-2.7T3	XICOR	获取价格	EEPROM, 16KX8, Serial, CMOS, PDSO16, PLASTIC, SOIC-16
X25128S8	XICOR	获取价格	EEPROM, 16KX8, Serial, CMOS, PDSO8, PLASTIC, SOIC-8
X25128S8-2.7	XICOR	获取价格	EEPROM, 16KX8, Serial, CMOS, PDSO8, PLASTIC, SOIC-8
X25128S8I	XICOR	获取价格	EEPROM, 16KX8, Serial, CMOS, PDSO8, PLASTIC, SOIC-8
X25128S8I-2.7	ETC	获取价格	SPI Serial EEPROM
X25128SG	ICMIC	获取价格	SPI Serial E2PROM with Block Lock Protection
X25128SG-2.7	ICMIC	获取价格	SPI Serial E2PROM with Block Lock Protection
X25128SI	ICMIC	获取价格	SPI Serial E2PROM with Block Lock Protection